



Low-Voltage, Low-Power Digital BiCMOS Circuits

Circuit Design, Comparative Study and Sensitivity Analysis

- BiCMOS design for today's fastest-growing applications
- Design concepts, in-depth analyses, and new methodologies
- Choosing the best BiCMOS circuit for your application
- Predicting and managing circuit performance sensitivities

Suranaree University of Technology



31051000603940

SAMIR S. ROFAIL & KIAT-SENG YEO

Table of Contents

Preface	ix
Acknowledgments	xi
Nomenclature	xiii
1 Introduction	1
1.1 Why Low-Voltage, Low-Power?	2
1.2 Why BiCMOS Technology?	4
1.3 Applications of BiCMOS	7
1.3.1 Random Access Memories (RAMs)	7
1.3.2 Digital Signal Processing (DSP)	9
1.3.3 Telecommunications Applications	9
1.4 Low-Voltage Low-Power Design	10
1.4.1 Low-Voltage Low-Power Design Limitations	10
1.4.2 Power Dissipation of a Single Logic Gate	13
1.4.3 Power Dissipation of LSIs	14
1.4.4 Techniques of Reducing the Power Dissipation	15
1.4.5 Future BiCMOS Directions	17
1.5 Conclusions	21
1.6 References	21

2	BiCMOS Process Technology	27
2.1	Introduction	27
2.2	Bipolar and CMOS Processes Convergence	28
2.3	CMOS Processing Issues of the Twin-Well BiCMOS Process	30
2.3.1	Various Source/Drain Structures and the Channel Profiles	30
2.3.2	Threshold Voltage Issues	33
2.4	Bipolar Process Techniques	33
2.4.1	Base Design Techniques	36
2.4.2	Collector Design Techniques	37
2.4.3	Emitter Design Techniques	38
2.5	BiCMOS Isolation Issues	39
2.5.1	Latch-up Phenomenon	39
2.5.2	Trench Isolation	40
2.5.3	Epitaxial Layer	42
2.5.4	Buried Layers	43
2.5.5	Active Device Isolation	43
2.6	BiCMOS Interconnect Issues	44
2.6.1	Silicidation	44
2.6.2	Local Interconnect	46
2.6.3	Metallization and Planarization	48
2.7	Classification of BiCMOS Technologies	50
2.7.1	Process Flow of a High-Performance 5 V, 0.8 μm Digital BiCMOS	50
2.7.2	Process Changes for the 0.5 μm Digital BiCMOS Technology	56
2.7.3	An Analog/Digital BiCMOS Process Flow	60
2.8	A New Low-Power Ultra Low-Capacitance BiCMOS Process	65
2.8.1	Process Description	66
2.8.2	Shallow Trench Isolation (STI)	66
2.9	Manufacturing Considerations	68
2.10	Future Trends in BiCMOS Technology	68
2.10.1	Bipolar Device Structure Improvements	69
2.10.2	Silicon-On-Insulator (SOI) Technology	72
2.11	Conclusions	73
2.12	References	75

3	MOS Device Modeling	83
3.1	The Threshold Voltage Models	83
3.2	The MOSFET Current Models	87
3.3	The MOSFET in a Hybrid Mode Environment	96
3.3.1	Surface P-Channel for Sub-Half Micron Devices	97
3.3.2	Device Fabrication	100
3.3.3	Model Parameters Extraction	100
3.3.4	Sub-Half Micron DC Model Formulation	102
3.4	Concluding Remarks	124
3.5	Summary	125
3.6	References	126
4	Low-Voltage BiCMOS Digital Circuits	131
4.1	Introduction	131
4.2	Source-Well Tie and Quasi-Reduction of Bipolar Turn-On Voltage Techniques	132
4.2.1	pMOS/NPN Pull-Down Technique With and Without Source-Well Tie	132
4.2.2	Quasi-Reduction of Bipolar Turn-On Voltage Technique	136
4.3	Full-Swing BiCMOS Logic Circuits with Complementary Emitter-Follower Driver Configuration	140
4.3.1	Introduction	140
4.3.2	BiCMOS Driver Configurations	147
4.3.3	Full-Swing Techniques	149
4.3.4	Comparison Between the Three Different Driver Configurations	150
4.3.5	Full-Swing Complementary MOS/Bipolar Logic (FS-CMBL) Circuits	153
4.3.6	Experimental Results and Analysis	155
4.3.7	Circuit Variations of the FS-CMBL with Feedback	156
4.3.8	Experimental Results and Analysis	160
4.4	Merged BiCMOS (MBiCMOS) Logic Gates	166
4.4.1	Introduction	166
4.4.2	MBiCMOS Gate	167
4.4.3	Circuit Performance and Comparison	169
4.4.4	Experimental Tests and Analysis	172

4.4.5	Simulation Results and Analysis	175
4.4.6	Full-Swing MBiCMOS Gate	177
4.5	Full Voltage Swing Multi-Drain/Multi-Collector Complementary BiCMOS Buffers	177
4.5.1	Introduction	177
4.5.2	Conventional BiCMOS and CBiCMOS Buffers	178
4.5.3	Multi-Drain/Multi-Collector BiCMOS Buffers	179
4.5.4	Simulation Results and Discussion	181
4.5.5	Full-Swing Multi-Drain/Multi-Collector BiCMOS Buffers	183
4.5.6	Circuit Implementation and Operation	184
4.5.7	Simulation Results and Discussion	185
4.6	Quasi-Complementary BiCMOS Logic Circuits	189
4.6.1	Introduction	189
4.6.2	Circuit Concept of the QC-BiCMOS and Its Advantages	190
4.6.3	Circuit Performance Comparison and Analysis	193
4.6.4	Delay Analysis	201
4.6.5	Design Issues	204
4.6.6	Experimental Results	204
4.6.7	Appendix	206
4.7	Full-Swing Schottky BiCMOS/BiNMOS Logic Circuits	208
4.7.1	Introduction	208
4.7.2	Basic Concept	208
4.7.3	Circuit Implementations	210
4.7.4	Circuit Simulation and Discussion	212
4.7.5	Scaling the Supply Voltage	217
4.7.6	Delay Dependence on the Frequency of Operation	218
4.7.7	Power Dissipation	219
4.7.8	Area Comparison	221
4.7.9	Crossover Capacitance	222
4.8	Feedback-Type BiCMOS Logic Circuits	223
4.8.1	Introduction	223
4.8.2	Conventional BiCMOS Circuits and Their Limitations	223
4.8.3	R + N Type and Feedback-Type (FB) BiCMOS Logic Gates	224
4.8.4	BiCMOS Full-Swing Circuits Utilizing a Positive Capacitively Coupled Feedback Technique	230
4.8.5	1.2 V Complementary Feedback BiCMOS Logic Gates	244
4.8.6	1.5 V BiCMOS Dynamic Logic Circuit	252

4.9	High-Beta BiCMOS ($H\beta$ -BiCMOS) Logic Circuits	258
4.9.1	Introduction	258
4.9.2	$H\beta$ -BiCMOS Logic Circuit	258
4.9.3	Circuit Operation of the $H\beta$ -BiCMOS Circuit	261
4.9.4	Circuit Simulations and Discussion	262
4.9.5	A BiCMOS Charge Pump with $H\beta$ -BiCMOS	264
4.10	Transiently Saturated Full-Swing BiCMOS (TS-FS-BiCMOS) Logic Circuits	269
4.10.1	Introduction	269
4.10.2	Circuit Concept and Operation	269
4.10.3	Circuit Performance Comparison and Analysis	272
4.10.4	Design Issues	276
4.10.5	Experimental Results and Analysis	278
4.11	Bootstrapped BiCMOS Logic Circuits	279
4.11.1	Introduction	279
4.11.2	1.5 V Bootstrapped BiCMOS Logic Gate (BS-BiCMOS)	281
4.11.3	Bootstrapped Full-Swing BiCMOS/BiNMOS Inverter	283
4.11.4	Double Bootstrapped BiCMOS Logic Gates (DB-BiCMOS)	297
4.12	References	305
5	Delay Time and Power Dissipation Sensitivity Analyses of Multi-Generation BiCMOS Digital Circuits	311
5.1	Introduction	311
5.2	Relationship Between Key BJT/MOS Process and Device/Circuit Parameters	312
5.3	Sensitivity Analysis of the Conventional BiCMOS Circuit	313
5.3.1	Delay Time Sensitivity to Key Device Parameters	313
5.3.2	The Effects of the Load Capacitance on the Circuit Delay Sensitivity	317
5.3.3	The Effects of the Quality of the BJT on the Circuit Delay Sensitivity	319
5.3.4	The Effects of Scaling the Technology on the Circuit Delay Sensitivity	320
5.3.5	HSPICE Simulations and Analysis	322
5.4	Sensitivity Evaluation and Comparison of Low-Voltage, Low-Power BiCMOS Circuits	326

5.4.1	The Effects of Loading on the Delay and Power Dissipation Sensitivities	331
5.4.2	The Effects of the Quality of the BJT on the Delay and Power Dissipation Sensitivities	336
5.4.3	The Effects of Scaling the Technology on the Delay and Power Dissipation Sensitivities	338
5.5	Delay Sensitivity Upper and Lower Bounds: A Worst Case Scenario	338
5.6	Conclusions	339
5.7	References	341
5.8	Appendix	342
The Authors		343
Index		345