

LOW-POWER CMOS VLSI CIRCUIT DESIGN

Suranaree University of Technology



21051000606034

Debashik Roy
Sharat C. Prasad

CONTENTS

PREFACE

xiii

1 LOW-POWER CMOS VLSI DESIGN

1

- 1.1 Introduction / 1
- 1.2 Sources of Power Dissipation / 2
- 1.3 Designing for Low Power / 3
- 1.4 Conclusions / 5
- References / 6

2 PHYSICS OF POWER DISSIPATION IN CMOS FET DEVICES

7

- 2.1 Introduction / 7
- 2.2 Physics of Power Dissipation in MOSFET Devices / 8
 - 2.2.1 The MIS Structure / 8
 - 2.2.2 Long-Channel MOSFET / 17
 - 2.2.3 Submicron MOSFET / 21
 - 2.2.4 Gate-Induced Drain Leakage / 28
- 2.3 Power Dissipation in CMOS / 29
 - 2.3.1 Short-Circuit Dissipation / 30
 - 2.3.2 Dynamic Dissipation / 32
 - 2.3.3 The Load Capacitance / 35

vii

2.4	Low-Power VLSI Design: Limits /	38
2.4.1	Principles of Low-Power Design /	39
2.4.2	Hierarchy of Limits /	39
2.4.3	Fundamental Limits /	40
2.4.4	Material Limits /	42
2.4.5	Device Limits /	43
2.4.6	Circuit Limits /	45
2.4.7	System Limits /	47
2.4.8	Practical Limits /	49
2.4.9	Quasi-Adiabatic Microelectronics /	49
2.5	Conclusions /	50
	References /	50

3 POWER ESTIMATION

53

3.1	Modeling of Signals /	56
3.2	Signal Probability Calculation /	58
3.2.1	Signal Probability Using Binary Decision Diagrams /	59
3.3	Probabilistic Techniques for Signal Activity Estimation /	61
3.3.1	Switching Activity in Combinational Logic /	61
3.3.2	Derivation of Activities for Static CMOS from Signal Probabilities /	69
3.3.3	Switching Activity in Sequential Circuits /	72
3.3.4	An Approximate Solution Method /	80
3.4	Statistical Techniques /	82
3.4.1	Estimating Average Power in Combinatorial Circuits /	83
3.4.2	Estimating Average Power in Sequential Circuits /	85
3.5	Estimation of Glitching Power /	92
3.5.1	Monte-Carlo-Based Estimation of Glitching Power /	94
3.5.2	Delay Models /	95
3.6	Sensitivity Analysis /	99
3.6.1	Power Sensitivity /	100
3.6.2	Power Sensitivity Estimation /	101

3.6.3	Power Sensitivity Method to Estimate Minimum and Maximum Average Power /	103
3.7	Power Estimation Using Input Vector Compaction /	108
3.8	Power Dissipation in Domino CMOS /	110
3.9	Circuit Reliability /	113
3.10	Power Estimation at the Circuit Level /	116
3.10.1	Power Consumption of CMOS Gates /	116
3.11	High-Level Power Estimation /	119
3.12	Information-Theory-Based Approaches /	122
3.13	Estimation of Maximum Power /	125
3.13.1	Test-Generation-Based Approach /	126
3.13.2	Approach Using the Steepest Descent /	128
3.13.3	Genetic-Algorithm-Based Approach /	135
3.14	Summary and Conclusion /	136
	References /	136

4 SYNTHESIS FOR LOW POWER

143

4.1	Behavioral Level Transforms /	144
4.1.1	Algorithm Level Transforms for Low Power /	144
4.1.2	Power-Constrained Least-Squares Optimization for Adaptive and Nonadaptive Filters /	155
4.1.3	Circuit Activity Driven Architectural Transformations /	158
4.1.4	Architecture-Driven Voltage Scaling /	161
4.1.5	Power Optimization Using Operation Reduction /	163
4.1.6	Power Optimization Using Operation Substitution /	164
4.1.7	Precomputation-Based Optimization for Low Power /	165
4.2	Logic Level Optimization for Low Power /	169
4.2.1	FSM and Combinational Logic Synthesis /	170
4.2.2	Technology Mapping /	183
4.3	Circuit Level /	185
4.3.1	Circuit Level Transforms /	186
4.3.2	CMOS Gates /	187
4.3.3	Transistor Sizing /	192
4.4	Summary and Future Directions /	194
	References /	195

5 DESIGN AND TEST OF LOW-VOLTAGE CMOS CIRCUITS

201

- 5.1 Introduction / 201
- 5.2 Circuit Design Style / 203
 - 5.2.1 Nonclocked Logic / 203
 - 5.2.2 Clocked Logic Family / 207
- 5.3 Leakage Current in Deep Submicrometer Transistors / 215
 - 5.3.1 Transistor Leakage Mechanisms / 215
 - 5.3.2 Leakage Current Estimation / 219
- 5.4 Deep Submicrometer Device Design Issues / 222
 - 5.4.1 Short-Channel Threshold Voltage Roll-Off / 222
 - 5.4.2 Drain-Induced Barrier Lowering / 224
- 5.5 Key to Minimizing SCE / 224
- 5.6 Low-Voltage Circuit Design Techniques / 226
 - 5.6.1 Reverse V_{gs} / 226
 - 5.6.2 Steeper Subthreshold Swing / 227
 - 5.6.3 Multiple Threshold Voltage / 228
 - 5.6.4 Multiple Threshold CMOS Based on Path Criticality / 236
- 5.7 Testing Deep Submicrometer ICs with Elevated Intrinsic Leakage / 240
- 5.8 Multiple Supply Voltages / 245
- 5.9 Conclusions / 249
- References / 249

6 LOW-POWER STATIC RAM ARCHITECTURES

253

- 6.1 Introduction / 253
- 6.2 Organization of a Static RAM / 254
- 6.3 MOS Static RAM Memory Cell / 255
 - 6.3.1 The 4T SRAM Cell / 256
 - 6.3.2 The 6T SRAM Cell / 257
 - 6.3.3 SRAM Cell Operation / 258
- 6.4 Banked Organization of SRAMs / 259
 - 6.4.1 Divided Word Line Architecture / 260
- 6.5 Reducing Voltage Swings on Bit Lines / 260
 - 6.5.1 Pulsed Word Lines / 261
 - 6.5.2 Self-Timing the RAM Core / 261

- 6.5.3 Precharge Voltage for Bit Lines / 262
- 6.6 Reducing Power in the Write Driver Circuits / 263
- 6.7 Reducing Power in Sense Amplifier Circuits / 265
- 6.8 Method for Achieving Low Core Voltages from a Single Supply / 268
- 6.9 Summary / 269
- References / 270

7 LOW-ENERGY COMPUTING USING ENERGY RECOVERY TECHNIQUES

272

- 7.1 Energy Dissipation in Transistor Channel Using an *RC* Model / 273
- 7.2 Energy Recovery Circuit Design / 277
- 7.3 Designs with Partially Reversible Logic / 280
 - 7.3.1 Designs with Reversible Logic / 285
 - 7.3.2 Simple Charge Recovery Logic Modified from Static CMOS Circuits / 287
 - 7.3.3 Adiabatic Dynamic Logic / 290
 - 7.3.4 Energy Recovery SRAM Core / 293
 - 7.3.5 Another Core Organization: Column-Activated Memory Core / 296
 - 7.3.6 Energy Dissipation in Memory Core / 298
 - 7.3.7 Comparison of Two Memory Core Organizations / 298
 - 7.3.8 Design of Peripheral Circuits / 300
 - 7.3.9 Optimal Voltage Selection / 304
- 7.4 Supply Clock Generation / 311
- 7.5 Summary and Conclusions / 319
- References / 320

8 SOFTWARE DESIGN FOR LOW POWER

321

- 8.1 Introduction / 321
- 8.2 Sources of Software Power Dissipation / 322
- 8.3 Software Power Estimation / 324
 - 8.3.1 Gate Level Power Estimation / 324
 - 8.3.2 Architecture Level Power Estimation / 324
 - 8.3.3 Bus Switching Activity / 325
 - 8.3.4 Instruction Level Power Analysis / 325

8.4	Software Power Optimizations /	329
8.4.1	Algorithm Transformations to Match Computational Resources /	329
8.4.2	Minimizing Memory Access Costs /	332
8.4.3	Instruction Selection and Ordering /	339
8.4.4	Power Management /	341
8.5	Automated Low-Power Code Generation /	342
8.6	Codesign for Low Power /	344
8.6.1	Instruction Set Design /	345
8.6.2	Reconfigurable Computing /	346
8.6.3	Architecture and Circuit Level Decisions /	346
8.7	Summary /	346
	References /	348