


VHDL Design

Representation and Synthesis

SECOND EDITION



James R. Armstrong • E. Gail Gray

1 Structured Design Concepts	1
1.1 The Abstraction Hierarchy	1
1.2 Textual vs. Pictorial Representations	5
1.3 Types of Behavioral Descriptions	7
1.4 Design Process	8
1.5 Structural Design Decomposition	9
1.6 The Digital Design Space	11
2 Design Tools	17
2.1 CAD Tool Taxonomy	17
2.1.1 Editors	18
2.1.2 Simulators	18
2.1.3 Checkers and Analyzers	18
2.1.4 Optimizers and Synthesizers	18
2.1.5 Cad Systems	18
2.2 Schematic Editors	19
2.3 Simulators	22
2.3.1 Simulation Cycle	24

2.3.2 Simulator Organization	25
2.3.3 Language Scheduling Mechanism	25
2.3.4 Simulation Efficiency	25
2.4 The Simulation System	27
2.5 Simulation Aids	28
2.5.1 Model Preparation	28
2.5.2 Model Test Vector Development	29
2.5.3 Model Debugging	29
2.5.4 Results Interpretation	31
2.6 Applications of Simulation	32
2.7 Synthesis Tools	33

3 Basic Features of VHDL

3.1 Major Language Constructs	43
3.1.1 Design Entities	43
3.1.2 Architectural Bodies	44
3.1.3 Model Testing	48
3.1.4 Block Statements	49
3.1.5 Processes	50
3.1.6	
3.2 Lexical Description	51
3.2.1 Character Set	52
3.2.2 Lexical Elements	52
3.2.3 Delimiters	53
3.2.4 Identifiers	53
3.2.5 Comments	54
3.2.6 Character Literal	55
3.2.7 String Literal	55
3.2.8 Bit String Literal	55
3.2.9 Abstract Literal	56
3.2.10 Decimal Literal	56
3.2.11 Based Literal	56
3.3 VHDL Source File	57
3.4 Data Types	57
3.4.1 Classification of Types	58
3.4.2 Scalar Data Types	58
3.4.3 Composite Data Types	64

3.4.4 Access Types	68
3.4.5 File Types	68
3.4.6 Type Marks	68
3.5 Data Objects	68
3.5.1 Classes of Objects	68
3.5.2 Declaration of Data Objects	69
3.6 Language Statements	72
3.6.1 Assignment Statements	72
3.6.2 Operators and Expressions	77
3.6.3 Sequential Control Statements	83
3.6.4 Architecture Declarations and Concurrent Statements	86
3.6.5 Subprograms	90
3.7 Advanced Features of VHDL	96
3.7.1 Overloading	96
3.7.2 Packages	99
3.7.3 Visibility	100
3.7.4 Libraries	103
3.7.5 Configurations	104
3.7.6 File I/O	107
3.8 The Formal Nature of VHDL	114
3.9 VHDL 93	115
3.9.1 Lexical Character Set	115
3.9.2 Syntax Changes	115
3.9.3 Process and Signal Timing and New Signal Attributes	116
3.9.4 New Operators	118
3.9.5 Improvements to Structural Models	118
3.9.6 Shared Variables	119
3.9.7 Improved Reporting Capability	120
3.9.8 General Programming Features	120
3.9.9 File I/O	121
3.9.10 Groups	122
3.9.11 Extension of Bit String Literals	122
3.9.12 Additions and Changes to Package Standard	122
3.10 Summary	122

4 Basic VHDL Modeling Techniques	135
4.1 Modeling Delay in VHDL	135
4.1.1 Propagation Delay	135
4.1.2 Delay and Concurrency	138
4.1.3 Sequential and Concurrent Statements in VHDL	140
4.1.4 Implementation of Time Delay in the VHDL Simulator	141
4.1.5 Inertial and Transport Delay in Signal Propagation	146
4.2 The VHDL Scheduling Algorithm	147
4.2.1 Waveform Updating	147
4.2.2 Side Effects	150
4.3 Modeling Combinational and Sequential Logic	150
4.4 Logic Primitives	153
4.4.1 Combinational Logic Primitives	153
4.4.2 SEQUENTIAL LOGIC	163
4.4.3 Testing Models: Test Bench Development	168
5 Algorithmic Level Design	185
5.1 General Algorithmic Model Development in the Behavioral Domain	186
5.1.1 Process Model Graph	187
5.1.2 Algorithmic Model of a Parallel to Serial Converter	189
5.1.3 Algorithmic Models with Timing	192
5.1.4 Checking Timing	195
5.2 Representation of System Interconnections	198
5.2.1 Comprehensive Algorithmic Modeling Example	199
5.3 Algorithmic Modeling of Systems	204
5.3.1 Multivalued Logic Systems	204
5.3.2 Comprehensive System Example	212
5.3.3 Time Multiplexing	222
6 Register Level Design	237
6.1 Transition from Algorithmic to Data Flow Descriptions	237
6.1.1 Transformation Example	238
6.2 Timing Analysis	241

6.3 Control Unit Design	243
6.3.1 Types of Control Units	243
6.4 Ultimate RISC Machine	245
6.4.1 Single URISC Instruction	246
6.4.2 URISC Architecture	246
6.4.3 URISC Control	248
6.4.4 URISC System	252
6.4.5 Design of the URISC at the Register Level	252
6.4.6 Microcoded Controller for the URISC Processor	254
6.4.7 Hardwired Controller for the URISC Processor	256
7 Gate Level and ASIC Library Modeling	261
7.1 Accurate Gate Level Modeling	261
7.1.1 Asymmetric Timing	262
7.1.2 Load Sensitive Delay Modeling	264
7.1.3 ASIC Cell Delay Modeling	269
7.1.4 Back Annotation of Delays	272
7.1.5 VITAL: A Standard for the Generation of VHDL Models of Library Elements	275
7.2 Error Checking	277
7.3 Multivalued Logic for Gate Level Modeling	280
7.3.1 Additional Values for MOS Design	280
7.3.2 Generalized State/Strength Model	281
7.3.3 Interval Logic	286
7.3.4 Vantage System	286
7.3.5 Multivalued Gate-Level Models	289
7.3.6 Accurate Delay Modeling	292
7.4 Configuration Declarations for Gate Level Models	292
7.4.1 Default Configuration	296
7.4.2 Configurations and Component Libraries	297
7.5 Modeling Races and Hazards	299
7.6 Approaches to Delay Control	307
8 HDL-Based Design Techniques	315
8.1 Design of Combinational Logic Circuits	315
8.1.1 Combinational Logic Design at the Algorithmic Level	316

8.1.2 Design of Data Flow Models of Combinational Logic in the Behavioral Domain	323
8.1.3 Synthesis of Gate-Level Structural Domain Combinational Logic Circuits	324
8.1.4 Summary of Design Activity for Combinational Logic Circuits	329
8.2 Design of Sequential Logic Circuits	329
8.2.1 Moore or Mealy Decision	332
8.2.2 Construction of a State Table	333
8.2.3 Creating a State Diagram	333
8.2.4 Transition List Approach	336
8.2.5 Creating a VHDL Model for State Machines	337
8.2.6 Synthesis of VHDL State Machine Models	343
8.3 Design of Microprogrammed Control Units	345
8.3.1 Interface Between Controller and Device	345
8.3.2 Comparison of Hardwired and Microprogrammed Control Units	345
8.3.3 Basic Microprogrammed Control Unit	348
8.3.4 Algorithmic-Level Model of BMCU	349
8.3.5 Design of Microprogrammed Controllers for State Machines	350
8.3.6 Generalities and Limitations of Microprogrammed Control Units	358
8.3.7 Alternative Condition Select Methods	361
8.3.8 Alternative Branching Methods	364
9 ASICs and the ASIC Design Process	377
9.1 What is an ASIC?	377
9.2 ASIC Circuit Technology	379
9.2.1 CMOS Switches	380
9.3 Types of ASICs	381
9.3.1 PLDs	381
9.3.2 Field Programmable Gate Arrays	381
9.3.3 Gate Arrays	392
9.3.4 Standard Cells	394
9.3.5 Full Custom Chips	398
9.3.6 Relative Cost of ASICs and FPGAs	399

9.4 The ASIC Design Process	402
9.4.1 Standard Cell ASIC Synthesis	404
9.4.2 Post Synthesis Simulation	415
9.5 FPGA Synthesis	418
9.5.1 FPGA Example	419
9.5.2 Comparison with an ASIC Design	424
10 Modeling for Synthesis	429
10.1 Behavioral Model Development	429
10.1.1 Creation of the Initial Behavioral Model	430
10.1.2 Application-Domain Tools	431
10.1.3 Language-Domain Modeling	434
10.1.4 Modeling and Model Efficiency	437
10.1.5 Application-Domain vs. Language-Domain Modeling	438
10.2 The Semantics of Simulation and Synthesis	439
10.2.1 Delay in Models	444
10.2.2 Data Types	455
10.3 Modeling Sequential Behavior	455
10.4 Modeling Combinational Circuits for Synthesis	452
10.4.1 Synthesis of Arithmetic Circuits	457
10.4.2 Hierarchical Arithmetic Circuit: BCD to Binary Converter	459
10.4.3 Synthesis of Hierarchical Circuits	460
10.5 Inferred Latches and Don't Cares	465
10.6 Tristate Circuits	469
10.7 Shared Resources	471
10.8 Flattening and Structuring	472
10.9 Effect of Modeling Style On Circuit Complexity	474
10.9.1 Effect of Selection of Individual Construct	474
10.9.2 Effect of General Modeling Approach	476
11 Integration of VHDL into a Top-Down Design Methodology	489
11.1 Top-Down Design Methodology	489
11.2 Sobel Edge Detection Algorithm	492
11.3 System Requirements Level	495
11.3.1 Written Specifications	495
11.3.2 Requirements Repository	495

11.4 System Definition Level	499
11.4.1 Executable Specification	499
11.4.2 Test Bench Development for Executable Specifications	508
11.5 Architecture Design	523
11.5.1 System Level Decomposition	523
11.5.2 Hierarchical Decomposition	527
11.5.3 Methodology for Development of Test Benches for a Hierarchical Structural Model	529
11.6 Detailed Design at the RTL Level	530
11.6.1 Register Transfer Level Design	531
11.6.2 Simulating Structural Models Using Components with Different Data Types	538
11.6.3 Test Bench Development at the RTL	544
11.7 Detailed Design at the Gate Level	545
11.7.1 Gate-Level Design of Horizontal Filter	545
11.7.2 Optimization of Gate-Level Circuits	545
11.7.3 Gate-Level Testing	547
11.7.4 Methodology for Back Annotation	548
12 Synthesis Algorithms for Design Automation	553
12.1 Benefits of Algorithmic Synthesis	553
12.2 Algorithmic Synthesis Tasks	554
12.2.1 Compilation of VHDL Description into an Internal Format	556
12.2.2 Scheduling	556
12.2.3 Allocation	557
12.2.4 Interaction of Scheduling and Allocation	558
12.2.5 Gantt Charts and Utilization	562
12.2.6 Creating FSM VHDL from an Allocation Graph	563
12.3 Scheduling Techniques	565
12.3.1 Transformational Scheduling	566
12.3.2 Iterative/Constructive Scheduling	567
12.3.3 ASAP Scheduling	567
12.3.4 ALAP Scheduling	568
12.3.5 List Scheduling	570
12.3.6 Freedom-Directed Scheduling	573
12.4 Allocation Techniques	574
12.4.1 Greedy Allocation	574

12.4.2 Allocation by Exhaustive Search	575
12.4.3 Left Edge Algorithm	575
12.4.4 Assigning Functional Units and Interconnection Paths.	577
12.4.5 Analysis of the Allocation Process	582
12.4.6 Nearly Minimal Cluster Partitioning Algorithm	584
12.4.7 Profit Directed Cluster Partitioning Algorithm (PDCPA)	589
12.5 State of the Art in High-Level Synthesis	600
12.6 Automated Synthesis of VHDL Constructs	602
12.6.1 Constructs that Involve Selection	602
12.6.2 Mapping <i>case</i> Statements to Multiplexers	602
12.6.3 Mapping <i>if...then...else</i> Statements to Multiplexers	604
12.6.4 Mapping Indexed Vector References to Multiplexers	605
12.6.5 Loop Constructs	605
12.6.6 Functions and Procedures	609
References	623
<hr/>	<hr/>
Index	633
<hr/>	<hr/>
About the Authors	653
<hr/>	<hr/>
About the CD	656