


The background of the book cover features a serene sunset scene. The sky is a mix of dark and light orange, with the sun's glow reflecting on a body of water. Concentric ripples emanate from a point on the water's surface, creating a sense of movement. The overall color palette is warm, dominated by oranges, yellows, and dark blues.

Self-Checking and Fault-Tolerant Digital Design

Parag K. Lala

Contents

Preface

xi

1	Fundamentals of Reliability	1
1.1	Reliability and the Failure Rate	2
1.2	Relation between Reliability and Mean-Time-Between-Failures	4
1.3	Maintainability	6
1.4	Availability	8
1.5	Series and Parallel Systems	8
1.6	Dependability	12
1.7	References	12
2	Error Detecting and Correcting Codes	15
2.1	Parity Code	16
2.2	Multiple Error Detecting Codes	17
2.2.1	Unordered Codes for Unidirectional Error Detection	18
2.2.2	t-unidirectional Error Detecting Codes	20
2.2.3	Burst Unidirectional Error Detecting Code	22
2.3	Residue Codes	27
2.4	Cyclic Codes	28

- 2.5 Error Correcting Codes 30
 - 2.5.1 Hamming Code 31
 - 2.5.2 Hsiao Code 34
 - 2.5.3 Reed-Solomon Code 36
- 2.6 References 40

3 Self-Checking Combinational Logic Design 43

- 3.1 Strongly Fault-Secure Circuits 46
- 3.2 Strongly Code-Disjoint Circuits 47
- 3.3 Terminology 49
- 3.4 Bidirectional Error-Free Combinational Circuit Design 50
- 3.5 Detection of Input Fault Induced Bidirectional Errors 53
- 3.6 Techniques for Bidirectional Error Elimination 55
 - 3.6.1 Input Encoding 55
 - 3.6.2 Output Encoding 58
- 3.7 Self-Dual Parity Checking 61
- 3.8 Self-Checking Design Using Low-Cost Residue Code 65
- 3.9 Totally Self-Checking PLA Design 67
- 3.10 Fail-Safe Combinational Circuit Design 73
- 3.11 References 76

4 Self-Checking Checkers 79

- 4.1 The Two-Rail Checker 79
- 4.2 Totally Self-Checking Checkers for m -out-of- n Codes 82
 - 4.2.1 Pass Transistor-Based Checker Design for a Subset of m -out-of- $2m$ Codes 95
 - 4.2.2 Totally Self-Checking Checker for 1-out-of- n Code 99
- 4.3 Totally Self-Checking Checker for Berger Code 107
- 4.4 Totally Self-Checking Checker for Low-Cost Residue Code 126
- 4.5 References 128

5 Self-Checking Sequential Circuit Design 131

- 5.1 Faults in State Machines 132

5.2	Self-Checking State Machine Design Techniques	134
5.3	Elimination of Bidirectional Errors	143
5.4	Synthesis of Redundant Fault-Free State Machines	145
5.5	Decomposition of Finite State Machines	150
5.6	Self-Checking Interacting State Machine Design	152
5.7	Fail-Safe State Machine Design	156
5.8	References	159

6 Fault-Tolerant Design 161

6.1	Hardware Redundancy	162
6.1.1	Static Redundancy	162
6.1.2	Dynamic Redundancy	168
6.1.3	Hybrid Redundancy	172
6.2	Information Redundancy	176
6.2.1	Fault-Tolerant State Machine Design Using Hamming Codes	176
6.2.2	Error Checking and Correction (ECC) in Memory Systems	178
6.2.3	Improvement in Reliability with ECC	179
6.2.4	Multiple Error Correction Using Orthogonal Latin Squares Configuration	181
6.2.5	Soft Error Correction Using the Horizontal and Vertical Parity Method	185
6.3	Time Redundancy	187
6.4	Software Redundancy	188
6.5	System-Level Fault Tolerance	189
6.5.1	Byzantine Fault Model	191
6.5.2	System-Level Fault Detection	194
6.5.3	Backward Recovery Schemes	196
6.5.4	Forward Recovery Schemes	196
6.6	References	198

Appendix: Markov Models	203
-------------------------	-----

Index	205
-------	-----