The 80x86 IBM PC and Compatible Computers (Volume II)

Design and Interfacing of the IBM PC, PS, and Compatibles

Third Edition

Muhammad Ali Mazidi
Janice Gillispie Mazidi

CONTENTS

PREFACE TO THE SERIES xix

PREFACE TO VOLUME II xx

CHAPTER 0: INTRODUCTION TO COMPUTING 1

SECTION 0.1: NUMBERING AND CODING SYSTEMS 2

Decimal and binary number systems 2
Converting from decimal to binary 2
Converting from binary to decimal 2
Hexadecimal system 3
Converting between binary and hex 4
Converting from decimal to hex 4
Converting from hex to decimal 4
Counting in base 10, 2, and 16 6
Addition of binary and hex numbers 6
2's complement 6
Addition and subtraction of hex numbers 7
Addition of hex numbers 7
Subtraction of hex numbers 7
ASCII code 8

SECTION 0.2: INSIDE THE COMPUTER 9

Some important terminology 9
Internal organization of computers 9
More about the data bus 10
More about the address bus 10
CPU and its relation to RAM and ROM 11
Inside CPUs 11
Internal working of computers 12

SECTION 0.3: BRIEF HISTORY OF THE CPU

CISC vs. RISC 14

CHAPTER 1: 8088/86 MICROPROCESSORS AND SUPPORTING CHIPS 17

SECTION 1.1: OVERVIEW OF INTEL'S 80X86 MICROPROCESSORS 18

Intel's early microprocessors 18
Intel microprocessors from the 8086 to the Pentium 18
80286 microprocessor 19
IBM PC AT 19
80386 19
80486 19
Intel Pentium and Pentium Pro 20

SECTION 1.2: 8088/8086 MICROPROCESSOR 21

Data bus 21
Address bus 21
Pin descriptions 22
Minimum/maximum mode 23
Pins 24 - 31 in maximum mode 23
Pins 24 - 31 in minimum mode 24
8088 Minimum mode control bus design 25
Basic buses for a minimum mode 8088 27

SECTION 1.3: 8284 CLOCK GENERATOR AND DRIVER 28

Input pins 28
Output signals 29

SECTION 1.4: 8288 BUS CONTROLLER 30

Input signals 30
Output signals 31
Overview of timing 33

SECTION 1.5: IBM PC/XT BUSES 33
Address, data and control buses 34
AEN signal generation 34
Control of buses by the 8088/86 CPU 35
Control of the bus by DMA 35
Local bus vs. system bus 35
Motherboard data flow 36
System Board Layout 38
8088 PC/XT Expansion slot detail 38
Bus buffering (boosting) 40

CHAPTER 2: 80286 MICROPROCESSOR AND SUPPORTING CHIPS 44
SECTION 2.1: 80286 MICROPROCESSORS 45
Pin descriptions 45
SECTION 2.2: 82284 CLOCK GENERATOR 50
Pin descriptions 50
SECTION 2.3: 82288 BUS CONTROLLER 52
Pin descriptions 52
SECTION 2.4: 80286 IN IBM PC AT AND ISA BUSES 53
80286 and the origin of the ISA bus 53
Address bus 53
A20 gate and the case of high memory area (HMA) 54
Data bus 55

CHAPTER 3: MEMORY AND MEMORY INTERFACING 59
SECTION 3.1: SEMICONDUCTOR MEMORY FUNDAMENTALS 60
Memory capacity, organization, speed 60
ROM (read-only memory) 61
PROM (programmable ROM) 61
EPROM (erasable programmable ROM) 63
EEPROM (electrically erasable programmable ROM) 63
Flash memory EPROM 63
Mask ROM 64
RAM (random access memory) 64
SRAM (static RAM) 64
DRAM (dynamic RAM) 65
Packaging issue in DRAM 65
DRAM organization 66
NV-RAM (nonvolatile RAM) 67
Methods of address decoding 68
Simple logic gate as address decoder 68
Using the 74xx138 3-8 decoder 69
Using PAL16L8 as an address decoder 70
SECTION 3.2: IBM PC MEMORY MAP 70
Conventional memory: 640K of RAM 71
Video display RAM (VDR) map 73
ROM memory map 73
Finding the date of ROM BIOS on your computer 74
SECTION 3.3: MEMORY INTERFACING IN 8088 IBM PC/XT 76
Memory address decoding 76
Cold boot in the IBM PC/XT 77
Data integrity in ROM 79
DRAM interfacing in the IBM PC 79
Memory bank 79
Parity bit 80
Many possible RAM configurations 80
DRAM selection 82
DRAM connection in the IBM PC 83
Parity bit generator/check in the IBM PC 84
74S280 parity bit generator and checker 84

SECTION 3.4: 8088/86 READ AND WRITE CYCLE TIME 85
8088/86 Read timing for memory and I/O 86
8088/86 Memory and I/O write timing 88
Wait-state generation in the IBM PC/XT 89
Sources of wait-state generation 90
SECTION 3.5: 80286/386SX MEMORY INTERFACING AND TIMING 91
16-bit Data bus connection 91
ODD and EVEN banks 92
Accessing EVEN and ODD words in the 8088 and 8086 93
Bus cycle time in the 286/386SX 94
80286 minimum and maximum speed 96
286/386SX Memory map and ROM duplicate issue 97
SECTION 3.6: MEMORY BUS BANDWIDTH FOR 80x86 PC 98
CHAPTER 4: I/O DESIGN AND THE 8255 CHIP 105
SECTION 4.1: INPUT/OUTPUT INSTRUCTIONS IN THE 8088/86 106
Case 1: 8-bit data ports 106
How I/O instructions are used 106
Case 2: 16-bit data ports 107
8088/86 I/O bus timing 107
SECTION 4.2: I/O DESIGN IN THE 8088/86 109
Using the 74LS373 in an output port design 109
IN port design using the 74LS244 110
Memory map I/O 111
SECTION 4.3: 8255 PPI CHIP 112
Pin descriptions 112
Mode selection of the 8255A 113
Mode 0: simple input or output 113
BSR (bit set/reset) mode 116
8255 in mode 1: I/O with handshaking capability 117
Mode 1: outputting data with handshaking signals 117
Interrupts vs. polling 119
Mode 1: input ports with handshaking signals 119
Mode 2: bidirectional I/O with handshaking 121
SECTION 4.4: IBM PC, PS I/O MAP 122
Use of the 8255 in the IBM PC/XT 123
Port A, B, C 124
Control word calculation 126
SECTION 4.5: 80286 AT COMPUTERS AND ISA BUS I/O PORTS 127
Interfacing 8-bit peripherals to a 16-bit data bus 127
AT bus 80x86 computers and ISA bus 129
I/O bus cycle and bandwidth 129
8088/86 and PC/XT I/O bus cycle 130
286 and ISA bus I/O cycle time 130
SECTION 4.6: INTERFACING I/O TO PC, PS, AND ISA COMPUTERS 131
Absolute vs. linear select address decoding 131
Buffering selected I/O address ranges 133
SECTION 4.7: PC INTERFACE TRAINER AND PC BUS EXTENDER 134
PC I/O Bus Extender 134
Installing the PC Bus Extender and booting the PC 134
Failure to boot 135
PC Interface Trainer 135
Design of the PC Interface Module Trainer 135
The role of H1 and H2 136
Connecting the Module Trainer to the PC and testing 136
Testing the 8255 port 136
Testing Port A 137
Listing of Headers 137

SECTION 4.8: INTERFACING AN LCD TO THE PC 139
LCD operation 139
LCD pin descriptions 139
Sending commands to LCDs 140
Sending data to the LCD 141
LCD data sheet 143
SECTION 4.9: INTERFACING A STEPPER MOTOR TO A PC 145
Stepper motors 145
Step angle 146
Steps per second and RPM relation 148
The four-step sequence and number of teeth on rotor 148
Motor speed 149
Holding torque 149
Wave drive 4-step sequence 149
SECTION 4.10: INTERFACING DAC TO A PC 150
Digital-to-analog (DAC) converter 150
MC1408 DAC (or DAC 808) 150
Converting I_{OUT} to voltage in 1408 DAC 150
Generating a sine wave 151
SECTION 4.11: INTERFACING ADC AND SENSORS TO A PC 153
ADC devices 153
ADC 804 chip 153
Connecting the 804 156
Interfacing a temperature sensor to a PC 157
LM34 and LM35 temperature sensors 157
Signal conditioning and interfacing the LM35 to a PC 158
SECTION 12.12: I/O PROGRAMMING WITH C 159
CHAPTER 5: 8253/54 TIMER AND MUSIC 168
SECTION 5.1: 8253/54 TIMER DESCRIPTION AND INITIALIZATION 169
Pin descriptions 169
Initialization of the 8253/54 170
Control word 170
SECTION 5.2: IBM PC 8253/54 CONNECTIONS, PROGRAMMING 173
Using counter 0 174
Using counter 1 175
Using counter 2 175
Use of timer 2 by the speaker 176
Turning on the speaker via PB0 and PB1 of port 61H 176
Time delay for 80x86 PCs 176
Creating time delays in 8088/86-based PCs 177
Time delays in 286 and higher processors 177
SECTION 5.3: GENERATING MUSIC ON THE IBM PC 179
SECTION 5.4: SHAPE of 8253/54 OUTPUTS 183
OUT0 pulse shape in IBM BIOS 183
OUT1 pulse shape in IBM BIOS 184
OUT2 pulse shape in IBM BIOS 184
8253/54 modes of operation 184
Mode 0: interrupt on terminal count 184
Mode 1: programmable one-shot 185
Mode 2: rate generator 186
Mode 3: square wave rate generator 187
Mode 4: software triggered strobe 187
Mode 5: hardware triggered strobe 188
Testing the 8253/54 timer of the PC Interface Trainer 189

CHAPTER 6: INTERRUPTS AND THE 8259 CHIP 192

SECTION 6.1: 8088/86 INTERRUPTS 193

Interrupt service routine (ISR) 193
Difference between INT and CALL instructions 194
Hardware interrupts 195
Software interrupts 195
Interrupts and the flag register 196
Processing interrupts 196
Functions associated with INT 00 to INT 04 197

SECTION 6.2: IBM PC AND MS DOS INTERRUPT ASSIGNMENT 199

Examining the interrupt vector table of your PC 199
Analyzing an IBM BIOS interrupt service routine 201
INT 12H: checking the size of RAM on the IBM PC 201

SECTION 6.3: 8259 PROGRAMMABLE INTERRUPT CONTROLLER 202

Pin descriptions 203
8259 control words and ports 203
Masking and prioritization of IR0 - IR7 interrupts 208
OCW operation command words 208
Importance of the EOI (end of interrupt) command 211

SECTION 6.4: USE OF THE 8259 CHIP IN THE IBM PC/XT 212

Interfacing the 8259 to the 8088 212
Initialization words of the 8259 in the IBM PC/XT 213
Sequences of hardware interrupts in the 8259 214
Sources of hardware interrupts in the IBM PC/XT 215
Sources of NMI in the IBM PC 215

SECTION 6.5: INTERRUPTS ON 80286 AND HIGHER 80x86 PCs 218

IBM PC AT hardware interrupts 218
8259 in master mode 218
8259 in slave mode 219
AT-type computers interrupt assignment 220
Case of missing IRQs on the AT expansion slot 220
80x86 microprocessor generated interrupts (exceptions) 221
Interrupt priority 223
More about edge- and level-triggered interrupts 223
Interrupt sharing in the x86 PC 224

CHAPTER 7: DIRECT MEMORY ACCESSING; THE 8237 DMA CHIP 229

SECTION 7.1: CONCEPT OF DMA 230

SECTION 7.2: 8237 DMA CHIP PROGRAMMING 232

Programming the DMA chip 232
8237's internal control registers 235
Command register 235
Status register 236
Mode register 238
Single mask register 239
All mask register 239
Master clear/temporary register 240
Clear mask register 240

SECTION 7.3: 8237 DMA INTERFACING IN THE IBM PC/XT 241

8237 and 8088 connections in the IBM PC 241
Channel assignment of the 8237 in the IBM PC/XT 245
DMA page register 245
DMA data transfer rate of the PC/XT 246

SECTION 7.4: REFRESHING DRAM USING CHANNEL 0 247

Initialization of the 8237 247
Refreshing DRAM with the 8237 249
DMA cycle of channel 0 249

SECTION 7.5: DMA IN 80x86-BASED PC AT-TYPE COMPUTERS 250
8237 DMA #1, #2 250
Points to be noted regarding 16-bit DMA channels 252
DMA channel priority 253
I/O cycle recovery time 253
DMA transfer rate 254

CHAPTER 8: VIDEO AND VIDEO ADAPTERS 259
SECTION 8.1: PRINCIPLES OF MONITORS AND VIDEO ADAPTERS 260
How to judge a monitor 260
Dot pitch and monitor size 262
Phosphorous materials 262
Color monitors 263
Analog and digital monitors 263
Video display RAM and video controller 263
Character box 264
SECTION 8.2: VIDEO ADAPTERS, TEXT MODE PROGRAMMING 266
CGA (color graphics adapter) 266
MDA (monochrome display adapter) 268
EGA (enhanced graphics adapter) 269
MCGA (multicolor graphics array) 270
VGA (video graphics array) 271
Video modes and their definitions 272
Super VGA (SVGA) and other video adapters 273
SECTION 8.3: TEXT MODE PROGRAMMING USING INT 10H 273
Finding the current video mode 273
Changing the video mode 273
Setting and getting the cursor position 275
Scrolling the window 275
Writing a character in teletype mode 276
Writing a string in teletype mode 277
Character generator ROM 277
How characters are displayed in text mode 279
Character definition table in VGA 280
Changing the cursor shape 280
SECTION 8.4: GRAPHICS AND GRAPHICS PROGRAMMING 283
Graphics: pixel resolution, color, and video memory 283
CGA medium and high resolution 283
EGA video memory and color relation 284
VGA graphics 284
SVGA graphics 285
INT 10H and pixel programming 286
Drawing horizontal or vertical lines in graphics mode 286

CHAPTER 9: SERIAL DATA COMMUNICATION AND 16450/8250/51 CHIPS 290
SECTION 9.1: BASICS OF SERIAL COMMUNICATION 291
Serial vs. parallel data transfer 291
Half- and full-duplex transmission 292
Asynchronous serial communication and data framing 293
Start and stop bits 293
Data transfer rate 294
RS232 and other serial I/O standards 295
RS232 pins 295
Other serial I/O interface standards 296
Data communication classification 296
Examining the RS232 handshaking signals 296
SECTION 9.2: ACCESSING COM PORTS USING DOS AND BIOS 298
IBM PC COM ports 298
Using the DOS MODE command 299
BIOS INT 14H functions 300
Data COM programming using BIOS INT 14H 302

SECTION 9.3: INTERFACING NS8250/16450 UART IN THE PC 304
8250 pins descriptions 304
8250 connection to IBM PC buses 305
8250 registers 306
Limitation of the 8250/1645 UART and the 16550 replacement 312
SECTION 9.4: INTEL 8251 USART AND SYNCHRONOUS COMMUNICATION 313
Intel's 8251 USART chip 313
Synchronous serial data communication 313
SDLC (serial data link control) 317
Cyclic redundancy checks 317
CHAPTER 10: KEYBOARD AND PRINTER INTERFACING 323
SECTION 10.1: INTERFACING THE KEYBOARD TO THE CPU 324
Scanning and identifying the key 324
Grounding rows and reading the columns 325
SECTION 10.2: PC KEYBOARD INTERFACING, PROGRAMMING 328
Make and break 328
IBM PC scan codes 328
BIOS INT 16H keyboard programming 331
Hardware INT 09 role in the IBM PC keyboard 333
Keyboard overrun 334
Keyboard buffer in BIOS data area 334
Head and tail pointers 335
PC keyboard technology 335
SECTION 10.3: PRINTER AND PRINTER INTERFACING IN THE PC 336
Centronics printer interface pins 336
Data lines and grounds 338
Printer status signals 338
Printer control signals 338
IBM PC printer interfacing 339
Programming the IBM PC printer with BIOS INT 17H 341
Printer time-out 342
ASCII control characters 342
Inner working of BIOS INT 17H for printing a character 343
SECTION 10.4: BIDIRECTIONAL DATA BUS IN PARALLEL PORTS 344
SPP 344
PS/2 344
How to detect a PS/2-type bidirectional data bus 345
EPP 345
ECP 345
Using an LPT port for output 346
LCD connection to the parallel port 346
Stepper motor connection to the parallel port 346
Data input buffering 348
BIOS data area and LPT I/O address 348
CHAPTER 11: FLOPPY DISKS, HARD DISKS, AND FILES 352
SECTION 11.1: FLOPPY DISK ORGANIZATION 353
Capacity of the floppy disk 354
Formatting disks 354
Floppy disk organization 354
Looking into the boot record 355
Directory 359
Bootable and nonbootable disks 361
FAT (file allocation table) 362
How to calculate sector locations of the FAT and directory 364

SECTION 11.2: HARD DISKS 365
Hard disk capacity and organization 365
Partitioning 367
Hard disk layout 367
Hard disk boot record, FAT 367
Hard disk directory 367
Speed of the hard disk 368
Data encoding techniques in the hard disk 368
Interfacing standards in the hard disk 370
Interleaving 373
Low- and high-level formatting 374
Parking the head 374
Disk caching 374
Disk reliability 374
SECTION 11.3: DISK FILE PROGRAMMING 375
File handle and error code 375
Creating a file 375
Writing to a file 375
Closing and opening files 376
Reading a file 376
CHAPTER 12: THE 80x87 MATH COPROCESSOR 382
SECTION 12.1: MATH COPROCESSOR AND IEEE FLOATING-POINT STANDARDS 383
IEEE floating point standard 383
IEEE single-precision floating-point numbers 384
IEEE double-precision floating-point numbers 384
Other data formats of the 8087 386
SECTION 12.2: 80x87 INSTRUCTIONS AND PROGRAMMING 387
Assembling and running 80x87 programs on the IBM PC 387
80x87 registers 389
Sample programs 390
Trig functions 394
Integer numbers 396
SECTION 12.3: 8087 HARDWARE CONNECTIONS IN THE PC/XT 398
8087 and 8088 connection in the IBM PC/XT 398
How the 8088 and 8087 work together in the IBM PC/XT 400
8087 control and status words 401
SECTION 12.4: 80x87 INSTRUCTIONS AND TIMING 402
Data transfers 402
Addition, Subtraction 403
Multiplication, Division 404
Compare instructions 405
Transcendental instructions 405
Constant instructions 406
Processor control instructions 407
Clock cycles for 80x87 coprocessors 408
CHAPTER 13: 80386 MICROPROCESSOR: REAL vs. PROTECTED MODE 413
SECTION 13.1: 80386 IN REAL MODE 414
What happened to the 80186/88? 414
80186/88 New instructions 414
80286 Microprocessor 416
Major changes in the 80386 416
80386 Real mode programming 417
32-bit registers 417
General registers as pointers 418
Scaled index addressing mode 419
New 386 instructions 421
MOVSX and MOVZX instructions 421
Bit scan instructions 422

SECTION 13.2: 80386 HARDWARE VIEW 423
Overview of pin functions of the 80386 424
Bus bandwidth in the 386 427
Data misalignment in the 386 428
I/O address space in the 386 428
SECTION 13.3: 80386 PROTECTED MODE 429
Protection mechanism in the 386 429
Virtual memory 429
Segmentation and descriptor table 430
Local and global descriptor tables 433
64 Terabtyes of virtual memory 433
Paging 434
Going from a linear address to a physical address 435
The bigger the TLB, the better 436
Virtual 8086 mode 436
CHAPTER 14: HIGH-SPEED MEMORY INTERFACING AND CACHE 441
SECTION 14.1: MEMORY CYCLE TIME OF THE 80X86 442
Introducing wait states into the memory cycle 442
Memory cycle times for 80x86 CPUs 443
SECTION 14.2: PAGE, STATIC COLUMN, NIBBLE MODE DRAMS 444
Memory access time vs. memory cycle time 444
Types of DRAM 444
DRAM (standard mode) 445
DRAM interfacing using the interleaving method 445
Interleaved drawback 447
Page mode DRAM 449
Static column mode 451
Nibble mode 451
Timing comparison of DRAM modes 453
SECTION 14.3: CACHE MEMORY 454
Cache organization 455
Fully associative cache 455
Direct mapped cache 456
Set associative 458
Updating main memory 460
Write-through and write-back 460
Cache coherency 461
Cache replacement policy 461
Cache fill block size 461
SECTION 14.4: EDO, SDRAM, AND RAMBUS MEMORIES 462
EDO DRAM: origin and operation 462
SDRAM (synchronous DRAM) 464
Synchronous DRAM and burst mode 464
SDRAM and interleaving 465
Rambus DRAM 465
Overview of Rambus technology 465
CHAPTER 15: 486, PENTIUM, PENTIUM PRO AND MMX 472
SECTION 15.1: THE 80486 MICROPROCESSOR 473
Enhancements of the 486 473
CLK in the 80486 476
High memory area (HMA) and the 80486 477
386, 486 Performance comparison 477
More about pipelining 477
SECTION 15.2: INTEL'S PENTIUM 479
Increasing the processing power of a CPU 479
Features of the Pentium 481
Intel's overdrive technology 485

SECTION 15.3: RISC ARCHITECTURE 486
Features of RISC 486
Comparison of sample program for RISC and CISC 489
IBM/Motorola RISC 491
Pentium vs. Power PC 491
SECTION 15.4: PENTIUM PRO PROCESSOR 492
Pentium Pro: internal architecture 492
Pentium Pro is both superpipelined and superscalar 493
What is out-of-order execution? 493
Branch prediction 496
Bus frequency vs. internal frequency in Pentium Pro 496
SECTION 15.5: MMX TECHNOLOGY 497
DSP and multimedia 497
Register aliasing by MMX 497
Data types in MMX 498
SECTION 15.6: PROCESSOR IDENTIFICATION IN INTEL X86 499
Program to identify the CPU 499
CPUID instruction and MMX technology 500
CHAPTER 16: MS DOS STRUCTURE, TSR, AND DEVICE DRIVERS 506
SECTION 16.1: MS DOS STRUCTURE 507
DOS genealogy 507
From cold-boot to DOS prompt 507
DOS standard device names 510
CONFIG.SYS and how it is used 510
AUTOEXEC.BAT and how it is used 511
Types of DOS commands 512
SECTION 16.2: TSR AND DEVICE DRIVERS 513
How to make a program resident 513
Invoking the TSR 514
Writing a simple TSR 514
TSR with hot keys 516
Hooking into timer clock 517
DOS is not reentrant 518
Device drivers 518
Character-type device driver 519
Block-type device driver 519
CHAPTER 17: MS DOS MEMORY MANAGEMENT 522
SECTION 17.1: 80x86 MEMORY TERMINOLOGY AND CONCEPTS 523
Conventional memory 523
Upper memory area 523
IBM standard using ROM space in upper memory 524
Expanded memory 525
Extended memory 528
High memory area (HMA) 528
Shadow RAM 530
DOS MEM command 530
SECTION 17.2: DOS MEMORY MANAGEMENT & LOADING HIGH 531
Loading high into HMA 531
Finding holes in the upper memory area 532
EMM386.EXE and switches 533
Loading high TSR and device driver 536
Emulating expanded memory using UMB 537
How expanded memory is accessed 538

CHAPTER 18: IC TECHNOLOGY AND SYSTEM DESIGN 541

SECTION 18.1: OVERVIEW OF IC TECHNOLOGY 542

MOS vs. bipolar transistors 542
Overview of logic families 543
CMOS inverter 544
Input, output characteristics of some logic families 544
History of logic families 545
Recent advances in logic families 546
Evolution of IC technology in Intel's 80x86 microprocessors 547

SECTION 18.2: IC INTERFACING AND SYSTEM DESIGN 548

IC fan out 548
Capacitance derating 550
Power dissipation considerations 552
Dynamic and static currents 553
Power-down option and Intel's SL series 553
Ground bounce 553
Filtering the transient currents using decoupling capacitors 556
Bulk decoupling capacitor 556
Crosstalk 556
Transmission line ringing 557

SECTION 18.3: DATA INTEGRITY & ERROR DETECTION IN DRAM 558

Soft error and hard error 558
Mean time between failure (MTBF) and FIT for DRAM 559
Error detection and correction 560
ECL and gallium arsenide (GaAs) chips 562

CHAPTER 19: ISA, PCI, AND USB BUSES 566

SECTION 19.1: ISA BUSES 567

Master and slave 567
Bus arbitration 567
Bus protocol 567
Bus bandwidth 568
ISA buses 568
ISA bus signals (62-pin connector) 568
ISA bus signals (36-pin connector) 571
Limitations of the ISA bus 573
EISA bus 575
EISA slot numbering 577
Bus performance comparison 578

SECTION 19.2: PCI LOCAL BUSES 579

Definition and merits of local bus 579
VL bus (VESA local bus) characteristics 581
PCI local bus 581
PCI local bus characteristics 581
PCI pinout 583
Plug and play features 584
PCI connector 584
PCI performance 584

SECTION 19.3: USB PORT 585

Major features of USB 586
Software compatibility 586
Bus comparison 586

CHAPTER 20: PROGRAMMING DOS, BIOS, HARDWARE WITH C/C++ 590

SECTION 20.1: BIOS & DOS INTERRUPT PROGRAMMING WITH C 591

Programming BIOS interrupts with C/C++ 591
Finding the conventional memory size with INT 12H 593
INT 16H and keyboard access 594
Programming INT 21H DOS function calls with C/C++ 594
Accessing segment registers 594
Accessing the carry flag in int86 and intdos functions 596

SECTION 20.2: PROGRAMMING HARDWARE WITH C/C++ 597

Accessing 80x86 SEGMENT:OFFSET memory addresses in C 597
Accessing BIOS data area with C 597
Programming input/output ports with C/C++ 598
Revisiting playing music 598
Accessing parallel printer's (LPT1) data bus with C 598
Finding memory above 1M 601
Programming CMOS RAM real-time clock (RTC) 602
Accessing and programming CMOS RAM 602

APPENDIX A: DEBUG PROGRAMMING 607

APPENDIX B: 80x86 INSTRUCTIONS AND TIMING 629

***APPENDIX C: ASSEMBLER DIRECTIVES AND NAMING RULES* 665**

APPENDIX D: DOS INTERRUPT 21H AND 33H LISTING 680

APPENDIX E: BIOS INTERRUPTS 706

***APPENDIX F: ASCII CODE* 722**

APPENDIX G: I/O ADDRESS MAPS 723

APPENDIX H: IBM PC/PS BIOS DATA AREA 734

APPENDIX I: DATA SHEETS 741

INDEX 749