

INTERNATIONAL STUDENT EDITION

# Digital Systems Design

Using VHDL

**Charles H. Roth, Jr.**

**Lizy Kurian John**

*Not for Sale in  
North America*

# Contents



## Preface   vii

## Chapter 1 Review of Logic Design Fundamentals   1

- 1.1 Combinational Logic   1
- 1.2 Boolean Algebra and Algebraic Simplification   3
- 1.3 Karnaugh Maps   7
- 1.4 Designing with NAND and NOR Gates   11
- 1.5 Hazards in Combinational Circuits   12
- 1.6 Flip-Flops and Latches   14
- 1.7 Mealy Sequential Circuit Design   17
- 1.8 Moore Sequential Circuit Design   25
- 1.9 Equivalent States and Reduction of State Tables   28
- 1.10 Sequential Circuit Timing   30
- 1.11 Tristate Logic and Busses   41

## Chapter 2 Introduction to VHDL   51

- 2.1 Computer-Aided Design   51
- 2.2 Hardware Description Languages   54
- 2.3 VHDL Description of Combinational Circuits   57
- 2.4 VHDL Modules   61
- 2.5 Sequential Statements and VHDL Processes   67
- 2.6 Modeling Flip-Flops Using VHDL Processes   69
- 2.7 Processes Using Wait Statements   73
- 2.8 Two Types of VHDL Delays: Transport and Inertial Delays   75
- 2.9 Compilation, Simulation, and Synthesis of VHDL Code   77
- 2.10 VHDL Data Types and Operators   82
- 2.11 Simple Synthesis Examples   84
- 2.12 VHDL Models for Multiplexers   87
- 2.13 VHDL Libraries   90
- 2.14 Modeling Registers and Counters Using VHDL Processes   95
- 2.15 Behavioral and Structural VHDL   101

## iv Contents

- 2.16 Variables, Signals, and Constants 111
- 2.17 Arrays 114
- 2.18 Loops in VHDL 117
- 2.19 Assert and Report Statements 119

## Chapter 3 Introduction to Programmable Logic Devices 137

- 3.1 Brief Overview of Programmable Logic Devices 137
- 3.2 Simple Programmable Logic Devices (SPLDs) 140
- 3.3 Complex Programmable Logic Devices (CPLDs) 156
- 3.4 Field-Programmable Gate Arrays (FPGAs) 160

## Chapter 4 Design Examples 190

- 4.1 BCD to 7-Segment Display Decoder 191
- 4.2 A BCD Adder 192
- 4.3 32-Bit Adders 194
- 4.4 Traffic Light Controller 201
- 4.5 State Graphs for Control Circuits 204
- 4.6 Scoreboard and Controller 205
- 4.7 Synchronization and Debouncing 208
- 4.8 A Shift-and-Add Multiplier 210
- 4.9 Array Multiplier 216
- 4.10 A Signed Integer/Fraction Multiplier 219
- 4.11 Keypad Scanner 231
- 4.12 Binary Dividers 239

## Chapter 5 SM Charts and Microprogramming 260

- 5.1 State Machine Charts 260
- 5.2 Derivation of SM Charts 265
- 5.3 Realization of SM Charts 275
- 5.4 Implementation of the Dice Game 279
- 5.5 Microprogramming 283
- 5.6 Linked State Machines 297

## Chapter 6 Designing with Field Programmable Gate Arrays 310

- 6.1 Implementing Functions in FPGAs 310
- 6.2 Implementing Functions Using Shannon's Decomposition 316
- 6.3 Carry Chains in FPGAs 321
- 6.4 Cascade Chains in FPGAs 323
- 6.5 Examples of Logic Blocks in Commercial FPGAs 324
- 6.6 Dedicated Memory in FPGAs 326

6.7	Dedicated Multipliers in FPGAs	332
6.8	Cost of Programmability	333
6.9	FPGAs and One-Hot State Assignment	335
6.10	FPGA Capacity: Maximum Gates Versus Usable Gates	337
6.11	Design Translation (Synthesis)	338
6.12	Mapping, Placement, and Routing	349

## **Chapter 7 Floating-Point Arithmetic 361**

7.1	Representation of Floating-Point Numbers	361
7.2	Floating-Point Multiplication	367
7.3	Floating-Point Addition	377
7.4	Other Floating-Point Operations	383

## **Chapter 8 Additional Topics in VHDL 389**

8.1	VHDL Functions	389
8.2	VHDL Procedures	393
8.3	Attributes	395
8.4	Creating Overloaded Operators	399
8.5	Multi-Valued Logic and Signal Resolution	400
8.6	The IEEE 9-Valued Logic System	405
8.7	SRAM Model Using IEEE 1164	408
8.8	Model for SRAM Read/Write System	410
8.9	Generics	413
8.10	Named Association	414
8.11	Generate Statements	415
8.12	Files and TEXTIO	417

## **Chapter 9 Design of a RISC Microprocessor 429**

9.1	The RISC Philosophy	429
9.2	The MIPS ISA	432
9.3	MIPS Instruction Encoding	438
9.4	Implementation of a MIPS Subset	441
9.5	VHDL Model	449

## **Chapter 10 Hardware Testing and Design for Testability 468**

10.1	Testing Combinational Logic	468
10.2	Testing Sequential Logic	473
10.3	Scan Testing	476
10.4	Boundary Scan	479
10.5	Built-In Self-Test	490

<b>Chapter 11 Additional Design Examples</b>	<b>507</b>
11.1 Design of a Wristwatch	507
11.2 Memory Timing Models	518
11.3 A Universal Asynchronous Receiver Transmitter (UART)	526
<b>Appendix A</b>	<b>545</b>
<b>VHDL Language Summary</b>	
<b>Appendix B</b>	<b>553</b>
<b>IEEE Standard Libraries</b>	
<b>Appendix C</b>	<b>555</b>
<b>TEXTIO PACKAGE</b>	
<b>Appendix D</b>	<b>557</b>
<b>Projects</b>	
<b>References</b>	<b>568</b>
<b>Index</b>	<b>571</b>