

Verilog[®] HDL

Digital Design and Modeling

Joseph Cavanagh



CRC Press
Taylor & Francis Group

CONTENTS

Preface xv

Chapter 1 Introduction 1

- 1.1 History of HDL 1
- 1.2 Verilog HDL 2
 - 1.2.1 IEEE Standard 3
 - 1.2.2 Features 3
- 1.3 Assertion Levels 3

Chapter 2 Overview 7

- 2.1 Design Methodologies 7
- 2.2 Modulo-16 Synchronous Counter 9
- 2.3 Four-Bit Ripple Adder 12
- 2.4 Modules and Ports 15
 - 2.4.1 Designing a Test Bench for Simulation 16
 - 2.4.2 Construct Definitions 20
- 2.5 Introduction to Dataflow Modeling 21
 - 2.5.1 Two-Input Exclusive-OR Gate 22
 - 2.5.2 Four 2-Input AND Gates with Delay 24
- 2.6 Introduction to Behavioral Modeling 26
 - 2.6.1 Three-Input OR Gate 27
 - 2.6.2 Four-Bit Adder 32
 - 2.6.3 Modulo-16 Synchronous Counter 34
- 2.7 Introduction to Structural Modeling 37
 - 2.7.1 Sum-of-Products Implementation 38
 - 2.7.2 Full Adder 42
 - 2.7.3 Four-Bit Ripple Adder 48
- 2.8 Introduction to Mixed-Design Modeling 56
 - 2.8.1 Full Adder 56
- 2.9 Problems 60

Chapter 3 Language Elements 65

- 3.1 Comments 65
- 3.2 Identifiers 66
- 3.3 Keywords 67
 - 3.3.1 Bidirectional Gates 68
 - 3.3.2 Charge Storage Strengths 69
 - 3.3.3 CMOS Gates 70

3.3.4	Combinational Logic Gates	70
3.3.5	Continuous Assignment	76
3.3.6	Data Types	77
3.3.7	Module Declaration	78
3.3.8	MOS Switches	79
3.3.9	Multiway Branching	79
3.3.10	Named Event	81
3.3.11	Parameters	81
3.3.12	Port Declaration	82
3.3.13	Procedural Constructs	83
3.3.14	Procedural Continuous Assignment	83
3.3.15	Procedural Flow Control	84
3.3.16	Pull Gates	88
3.3.17	Signal Strengths	89
3.3.18	Specify Block	90
3.3.19	Tasks and Functions	91
3.3.20	Three-State Gates	92
3.3.21	Timing Control	93
3.3.22	User-Defined Primitives	95
3.4	Value Set	96
3.5	Data Types	97
3.5.1	Net Data Types	97
3.5.2	Register Data Types	102
3.6	Compiler Directives	109
3.7	Problems	112

Chapter 4 Expressions 117

4.1	Operands	117
4.1.1	Constant	118
4.1.2	Parameter	119
4.1.3	Net	122
4.1.4	Register	123
4.1.5	Bit-Select	123
4.1.6	Part-Select	124
4.1.7	Memory Element	124
4.2	Operators	126
4.2.1	Arithmetic	127
4.2.2	Logical	130
4.2.3	Relational	132
4.2.4	Equality	134
4.2.5	Bitwise	138
4.2.6	Reduction	143
4.2.7	Shift	147
4.2.8	Conditional	149

- 4.2.9 Concatenation 151
- 4.2.10 Replication 154
- 4.3 Problems 156

Chapter 5 Gate-Level Modeling 159

- 5.1 Multiple-Input Gates 159
- 5.2 Gate Delays 184
 - 5.2.1 Inertial Delay 195
 - 5.2.2 Transport Delay 199
 - 5.2.3 Module Path Delay 200
- 5.3 Additional Design Examples 203
 - 5.3.1 Iterative Networks 203
 - 5.3.2 Priority Encoder 218
- 5.4 Problems 223

Chapter 6 User-Defined Primitives 227

- 6.1 Defining a User-Defined Primitive 227
- 6.2 Combinational User-Defined Primitives 228
 - 6.2.1 Map-Entered Variables 260
- 6.3 Sequential User-Defined Primitives 265
 - 6.3.1 Level-Sensitive User-Defined Primitives 266
 - 6.3.2 Edge-Sensitive User-Defined Primitives 271
- 6.4 Problems 291

Chapter 7 Dataflow Modeling 297

- 7.1 Continuous Assignment 297
 - 7.1.1 Three-Input AND Gate 298
 - 7.1.2 Sum of Products 301
 - 7.1.3 Reduction Operators 304
 - 7.1.4 Octal-to-Binary Encoder 307
 - 7.1.5 Four-to-One Multiplexer 311
 - 7.1.6 Four-to-One Multiplexer Using the Conditional Operator 315
 - 7.1.7 Four-Bit Adder 318
 - 7.1.8 Carry Lookahead Adder 322
 - 7.1.9 Asynchronous Sequential Machine 328
 - 7.1.10 Pulse-Mode Asynchronous Sequential Machine 342
- 7.2 Implicit Continuous Assignment 353
- 7.3 Delays 354
- 7.4 Problems 359

Chapter 8 Behavioral Modeling 365

- 8.1 Procedural Constructs 365
 - 8.1.1 Initial Statement 366
 - 8.1.2 Always Statement 370
- 8.2 Procedural Assignments 385
 - 8.2.1 Intrastatement Delay 386
 - 8.2.2 Interstatement Delay 391
 - 8.2.3 Blocking Assignments 394
 - 8.2.4 Nonblocking Assignments 399
- 8.3 Conditional Statements 404
- 8.4 **Case** Statement 424
- 8.5 Loop Statements 471
 - 8.5.1 **For** Loop 471
 - 8.5.2 **While** Loop 472
 - 8.5.3 **Repeat** Loop 474
 - 8.5.4 **Forever** Loop 475
- 8.6 Block Statements 476
 - 8.6.1 Sequential Blocks 476
 - 8.6.2 Parallel Blocks 479
- 8.7 Procedural Continuous Assignment 480
 - 8.7.1 **Assign . . . Deassign** 480
 - 8.7.2 **Force . . . Release** 483
- 8.8 Problems 486

Chapter 9 Structural Modeling 489

- 9.1 Module Instantiation 489
- 9.2 Ports 490
 - 9.2.1 Unconnected Ports 493
 - 9.2.2 Port Connection Rules 494
- 9.3 Design Examples 495
 - 9.3.1 Gray-to-Binary Code Converter 496
 - 9.3.2 Binary-Coded Decimal (BCD)-to-Decimal Decoder 498
 - 9.3.3 Modulo-10 Counter 505
 - 9.3.4 Adder/Subtractor 512
 - 9.3.5 Four-Function Arithmetic and Logic Unit (ALU) 518
 - 9.3.6 Adder and High-Speed Shifter 526
 - 9.3.7 Array Multiplier 533
 - 9.3.8 Moore-Mealy Synchronous Sequential Machine 541
 - 9.3.9 Moore Synchronous Sequential Machine 547
 - 9.3.10 Moore Asynchronous Sequential Machine 557
 - 9.3.11 Moore Pulse-Mode Asynchronous Sequential Machine 567
- 9.4 Problems 574

Chapter 10 Tasks and Functions 581

- 10.1 Tasks 581
 - 10.1.1 Task Declaration 582
 - 10.1.2 Task Invocation 582
- 10.2 Functions 589
 - 10.2.1 Function Declaration 589
 - 10.2.2 Function Invocation 589
- 10.3 Problems 600

Chapter 11 Additional Design Examples 601

- 11.1 Johnson Counter 601
- 11.2 Counter-Shifter 606
- 11.3 Universal Shift Register 611
- 11.4 Hamming Code Error Detection and Correction 617
- 11.5 Booth Algorithm 631
- 11.6 Moore Synchronous Sequential Machine 642
- 11.7 Mealy Pulse-Mode Asynchronous Sequential Machine 649
- 11.8 Mealy One-Hot Machine 657
- 11.9 Binary-Coded Decimal (BCD) Adder/Subtractor 669
 - 11.9.1 BCD Addition 670
 - 11.9.2 BCD Subtraction 673
- 11.10 Pipelined Reduced Instruction Set Computer (RISC) Processor 685
 - 11.10.1 Instruction Cache 701
 - 11.10.2 Instruction Unit 706
 - 11.10.3 Decode Unit 709
 - 11.10.4 Execution Unit 715
 - 11.10.5 Register File 727
 - 11.10.6 Data Cache 735
 - 11.10.7 RISC CPU Top 739
 - 11.10.8 System Top 742
- 11.11 Problems 746

Appendix A Event Queue 755

- A.1 Event Handling for Dataflow Assignments 755
- A.2 Event Handling for Blocking Assignments 760
- A.3 Event Handling for Nonblocking Assignments 763
- A.4 Event Handling for Mixed Blocking and Nonblocking Assignments 767

Appendix B Verilog Project Procedure 771

Appendix C Answers to Select Problems 773

Chapter 2	Overview	773
Chapter 3	Language Elements	786
Chapter 4	Expressions	789
Chapter 5	Gate Level Modeling	796
Chapter 6	User-Defined Primitives	802
Chapter 7	Dataflow Modeling	815
Chapter 8	Behavioral Modeling	831
Chapter 9	Structural Modeling	843
Chapter 10	Tasks and Functions	868
Chapter 11	Additional Design Examples	871

Index 891