


The Computer Engineering Handbook

Second Edition



DIGITAL DESIGN
and
FABRICATION



Edited by

Vojin G. Oklobdzija



CRC Press
Taylor & Francis Group

Contents

SECTION I Fabrication and Technology

- 1 Trends and Projections for the Future of Scaling and Future Integration
Trends *Hiroshi Iwai and Shun-ichiro Ohmi* 1-1

- 2 CMOS Circuits
 - 2.1 VLSI Circuits *Eugene John*..... 2-1
 - 2.2 Pass-Transistor CMOS Circuits *Shunzo Yamashita*..... 2-21
 - 2.3 Synthesis of CMOS Pass-Transistor Logic *Dejan Marković* 2-39
 - 2.4 Silicon on Insulator *Yuichi Kado* 2-52

- 3 High-Speed, Low-Power Emitter Coupled Logic Circuits *Tadahiro Kuroda* 3-1

- 4 Price-Performance of Computer Technology *John C. McCallum* 4-1

SECTION II Memory and Storage

- 5 Semiconductor Memory Circuits *Eugene John*..... 5-1

- 6 Semiconductor Storage Devices in Computing and Consumer Applications *Farzin Michael Jahed*..... 6-1

SECTION III Design Techniques

- 7 Timing and Clocking
 - 7.1 Design of High-Speed CMOS PLLs and DLLs *John George Maneatis* 7-1

7.2	Latches and Flip-Flops	<i>Fabian Klass</i>	7-33
7.3	High-Performance Embedded SRAM	<i>Cyrus (Morteza) Afghahi</i>	7-71
8	Multiple-Valued Logic Circuits	<i>K. Wayne Current</i>	8-1
9	FPGAs for Rapid Prototyping	<i>James O. Hamblen</i>	9-1
10	Issues in High-Frequency Processor Design	<i>Kevin J. Nowka</i>	10-1
11	Computer Arithmetic		
11.1	High-Speed Computer Arithmetic	<i>Earl E. Swartzlander, Jr.</i>	11-1
11.2	Fast Adders and Multipliers	<i>Gensuke Goto</i>	11-21

SECTION IV Design for Low Power

12	Design for Low Power	<i>Hai Li, Rakesh Patel, Kinyip Sit, Zhenyu Tang, and Shahram Jamshidi</i>	12-1
13	Low-Power Circuit Technologies	<i>Masayuki Miyazaki</i>	13-1
14	Techniques for Leakage Power Reduction	<i>Vivek De, Ali Keshavarzi, Siva Narendra, Dinesh Somasekhar, Shekhar Borkar, James Kao, Raj Nair, and Yibin Ye</i>	14-1
15	Dynamic Voltage Scaling	<i>Thomas D. Burd</i>	15-1
16	Lightweight Embedded Systems	<i>Foad Dabiri, Tammara Massey, Ani Nahapetian, Majid Sarrafzadeh, and Roozbeh Jafari</i>	16-1
17	Low-Power Design of Systems on Chip	<i>Christian Piguet</i>	17-1
18	Implementation-Level Impact on Low-Power Design	<i>Katsunori Seno</i>	18-1
19	Accurate Power Estimation of Combinational CMOS Digital Circuits	<i>Hendrawan Soeleman and Kaushik Roy</i>	19-1
20	Clock-Powered CMOS for Energy-Efficient Computing	<i>Nestoras Tzartzanis and William Athas</i>	20-1

SECTION V Testing and Design for Testability

21	System-on-Chip (SoC) Testing: Current Practices and Challenges for Tomorrow <i>R. Chandramouli</i>	21-1
22	Test Technology for Sequential Circuits <i>H.T. Vierhaus and Zoran Stamenković</i>	22-1
23	Scan Testing <i>Chouki Aktouf</i>	23-1
24	Computer-Aided Analysis and Forecast of Integrated Circuit Yield <i>Zoran Stamenković and N. Stojadinović</i>	24-1
	Index	I-1