




INCLUDES

FREE  
NEWNES ONLINE  
MEMBERSHIP



Newnes

# FPGAs

## WORLD CLASS DESIGNS

- Hand-picked content selected by Clive "Max" Maxfield, character, luminary, columnist, and author
- Proven best design practices for FPGA development, verification, and low-power
- Case histories and design examples get you off and running on your current project

Clive "Max" Maxfield EDITOR

# *Contents*

<i>Preface</i> .....	ix
<i>About the Editor</i> .....	xv
<i>About the Contributors</i> .....	xvii
<b>Chapter 1: Alternative FPGA Architectures</b> .....	1
1.1 A Word of Warning.....	2
1.2 A Little Background Information .....	2
1.3 Antifuse versus SRAM versus .....	4
1.4 Fine-, Medium-, and Coarse-Grained Architectures .....	11
1.5 MUX- versus LUT-Based Logic Blocks.....	12
1.6 CLBs versus LABs versus Slices .....	18
1.7 Fast Carry Chains .....	22
1.8 Embedded RAMs .....	23
1.9 Embedded Multipliers, Adders, MACs, Etc .....	24
1.10 Embedded Processor Cores (Hard and Soft) .....	25
1.11 Clock Trees and Clock Managers .....	29
1.12 General-Purpose I/O .....	34
1.13 Gigabit Transceivers .....	37
1.14 Hard IP, Soft IP, and Firm IP .....	38
1.15 System Gates versus Real Gates .....	40
1.16 FPGA Years .....	43
<b>Chapter 2: Design Techniques, Rules, and Guidelines</b> .....	45
2.1 Hardware Description Languages .....	47
2.2 Top-Down Design .....	65
2.3 Synchronous Design .....	69
2.4 Floating Nodes .....	87
2.5 Bus Contention .....	88
2.6 One-Hot State Encoding .....	90

2.7	Design For Test (DFT) .....	92
2.8	Testing Redundant Logic .....	94
2.9	Initializing State Machines .....	96
2.10	Observable Nodes.....	97
2.11	Scan Techniques.....	98
2.12	Built-In Self-Test (BIST) .....	100
2.13	Signature Analysis.....	102
2.14	Summary .....	103

### ***Chapter 3: A VHDL Primer: The Essentials*** ..... 107

3.1	Introduction .....	108
3.2	Entity: Model Interface .....	109
3.3	Architecture: Model Behavior .....	112
3.4	Process: Basic Functional Unit in VHDL .....	114
3.5	Basic Variable Types and Operators.....	115
3.6	Decisions and Loops.....	118
3.7	Hierarchical Design .....	123
3.8	Debugging Models.....	127
3.9	Basic Data Types.....	127
3.10	Summary .....	130

### ***Chapter 4: Modeling Memories*** ..... 131

4.1	Memory Arrays .....	132
4.2	Modeling Memory Functionality .....	135
4.3	VITAL_Memory Path Delays .....	168
4.4	VITAL_Memory Timing Constraints.....	172
4.5	Preloading Memories .....	172
4.6	Modeling Other Memory Types .....	177
4.7	Summary .....	193

### ***Chapter 5: Introduction to Synchronous State Machine***

<b><i>Design and Analysis</i></b> .....	<b>195</b>	
5.1	Introduction .....	196
5.2	Models for Sequential Machines .....	199
5.3	The Fully Documented State Diagram.....	203
5.4	The Basic Memory Cells .....	207

5.5	Introduction to Flip-Flops .....	218
5.6	Procedure for FSM (Flip-Flop) Design and the Mapping Algorithm ....	222
5.7	The D Flip-Flops: General .....	223
5.8	Flip-Flop Conversion: The T, JK Flip-Flops and Miscellaneous Flip-Flops .....	235
5.9	Latches and Flip-Flops with Serious Timing Problems: A Warning.....	248
5.10	Asynchronous Preset and Clear Overrides .....	250
5.11	Setup and Hold Time Requirements of Flip-Flops .....	252
5.12	Design of Simple Synchronous State Machines with Edge-Triggered Flip-Flops: Map Conversion.....	253
5.13	Analysis of Simple State Machines .....	265
5.14	VHDL Description of Simple State Machines .....	268
	References .....	273

	<b>Chapter 6: Embedded Processors .....</b>	<b>275</b>
6.1	Introduction .....	276
6.2	A Simple Embedded Processor .....	276
6.3	Soft Core Processors on an FPGA.....	303
6.4	Summary .....	304

	<b>Chapter 7: Digital Signal Processing.....</b>	<b>305</b>
7.1	Overview.....	306
7.2	Basic DSP System .....	307
7.3	Essential DSP Terms .....	308
7.4	DSP Architectures .....	308
7.5	Parallel Execution in DSP Components.....	312
7.6	Parallel Execution in FPGA .....	313
7.7	When to Use FPGAs for DSP .....	316
7.8	FPGA DSP Design Considerations .....	317
7.9	FIR Filter Concept Example .....	320
7.10	Summary .....	322

	<b>Chapter 8: Basics of Embedded Audio Processing.....</b>	<b>325</b>
8.1	Introduction .....	326
8.2	Audio Sources and Sinks .....	329
8.3	Interconnections.....	337

8.4	Dynamic Range and Precision.....	338
8.5	Audio Processing Methods.....	349
	References .....	363
<b><i>Chapter 9: Basics of Embedded Video and Image Processing .....</i></b>		<b>365</b>
9.1	Introduction .....	366
9.2	Broadcast TV—NTSC and PAL.....	369
9.3	Color Spaces .....	372
9.4	Digital Video.....	378
9.5	A Systems View of Video .....	383
9.6	Embedded Video Processing Considerations.....	395
9.7	Compression/Decompression .....	416
	References .....	427

<b><i>Chapter 10: Programming Streaming FPGA Applications Using Block Diagrams in Simulink.....</i></b>		<b>429</b>
10.1	Designing High-Performance Datapaths using Stream-Based Operators.....	431
10.2	An Image-Processing Design Driver .....	432
10.3	Specifying Control in Simulink.....	442
10.4	Component Reuse: Libraries of Simple and Complex Subsystems .....	447
10.5	Summary .....	450
	References .....	452

*Additional chapters 11 and 12 are available on line at [www.elsevierdirect.com/companions/9781856176217](http://www.elsevierdirect.com/companions/9781856176217)*

***Chapter 11: Ladder and Functional Block Programming***

***Chapter 12: Timers***

<b><i>Index.....</i></b>	<b>I-1</b>
--------------------------	------------