ELECTRONICS

BASIC, ANALOG, AND DIGITAL

with PSpice®



NASSIR H. SABAH

CRC Press
Taylor & Francis Group

Contents

Preface xxi
Introduction xxv
Convention for Symbols xxxiii

1. Basic Diode Circuits 1
Learning Objectives 1
1.1 Ideal and Practical Diodes 2
Ideal Diode 2
Ideal Si *pn* Junction Diode 2
Practical Diodes 3
Incremental Diode Resistance 4
1.2 Basic Analysis of Diode Circuits 5
Piecewise Linear Approximation 5
Bias Point 6
Small-Signal Model 6
1.3 Rectifier Circuits 10
Half-Wave Rectifier 10
Full-Wave Rectifier 11
Smoothing of Output 14
Capacitor-Input Filter 14
Approximate Analysis of Capacitor-Input Filter 16
1.4 Zener Voltage Regulator 24
Voltage–Current Characteristic 24
Analysis of Zener Regulator 25
Load Regulation and Line Regulation 28
1.5 Diode Voltage Limiters 32
Surge Protection 36
1.6 Diode-Capacitor Circuits 36
dc Restorer 36
Voltage Multiplication 41
Summary of Main Concepts and Results 42
Learning Outcomes 43
Supplementary Examples and Topics on Website 43
Problems and Exercises 44

2. Basic Principles of Semiconductors 55
Learning Objectives 55
2.1 Excerpts from Wave Mechanics 56
Some Basic Ideas 56
Schrödinger's Equation 58
Wave Packets 59
Free Atoms 64
Energy Band Structure 64
2.2 Electric Conduction in Semiconductors 66

Electrons in a Periodic Potential ... 66
Effective Mass ... 68
Hole Conduction ... 69
Density of Electron States ... 71
Fermi–Dirac Distribution ... 73
2.3 Intrinsic and Extrinsic Semiconductors ... 74
Crystal Structure ... 74
Intrinsic Semiconductor ... 75
Extrinsic Semiconductors ... 77
2.4 Electrochemical Potential ... 79
Expression for Chemical Potential ... 79
Expression for Electrochemical Potential ... 81
Generalized Ohm's Law ... 82
State of Equilibrium ... 83
Fermi Level and Electrochemical Potential ... 84
2.5 Carrier Concentrations in Semiconductors ... 85
Carrier Generation and Recombination ... 87
Intrinsic Semiconductor ... 88
Position of Fermi Level ... 89
n-Type Semiconductor ... 89
p-Type Semiconductor ... 90
2.6 Carrier Mobility ... 94
Variation with Dopant Concentration ... 94
Variation with Temperature ... 95
2.7 Carrier Recombination ... 95
Minority Carrier Lifetime ... 97
Summary of Main Concepts and Results ... 98
Learning Outcomes ... 99
Supplementary Examples and Topics on Website ... 100
Problems and Exercises ... 101

3. *pn* Junction and Semiconductor Diodes ... 105
Learning Objectives ... 105
3.1 The *pn* Junction at Equilibrium ... 106
Junction Potential ... 106
Depletion Approximation ... 107
3.2 The Biased *pn* Junction ... 112
The *pn* Junction as a Rectifier ... 112
Width of Depletion Region ... 113
Charge Distributions and Currents under Bias ... 113
Current–Voltage Relation ... 117
Charge–Current Relation ... 118
pn Junction Capacitances ... 118
Temperature Effects ... 120
Junction Breakdown ... 121
3.3 Semiconductor Photoelectric Devices ... 124
Photoconductive Cell ... 124
Photodiode ... 125

Photocell 126
3.4 Light-Emitting Diodes 128
3.5 Tunnel Diode 131
3.6 Contacts between Dissimilar Materials 134
Metal–Metal Contacts 135
Metal–Semiconductor Contacts 136
Schottky Diode 139
3.7 Heterojunction 139
Summary of Main Concepts and Results 143
Learning Outcomes 144
Supplementary Examples and Topics on Website 144
Problems and Exercises 145

4. Semiconductor Fabrication 149
Learning Objectives 149
4.1 Preparation of Silicon Wafer 150
High-Purity Silicon 150
Crystal Growth 150
Wafer Production 151
Oxidation 151
4.2 Patterning Processes 152
Preparation of Masks 152
Lithography 153
Etching 156
4.3 Deposition Processes 157
Ion Implantation 157
Diffusion 157
Chemical Vapor Deposition 158
Metallization 158
Clean Room Environment 159
4.4 Packaging 160
Package Types 160
4.5 Fabrication of Simple Devices 161
Resistors 161
pn Junction Diodes 162
Capacitors 163
4.6 CMOS Fabrication 163
Transistor Isolation 163
Transistor Formation 164
Silicon-on-Insulator Technology 168
4.7 Fabrication of Bipolar Junction Transistors 169
Basic BJT Structure 169
Modified BJT Structures 170
BiCMOS 171
4.8 Miscellaneous Topics 172
SiGe Technology 172
Crystal Defects 173
Si–SiO_2 Interface 174

Summary of Main Concepts and Results 175
Learning Outcomes 176
Supplementary Examples and Topics on Website 177
Problems and Exercises 177

5. Field-Effect Transistors 179
Learning Objectives 179
5.1 Amplifiers 180
Hypothetical Amplifying Device 181
5.2 Basic Operation of the MOSFET 183
Structure 183
Operation of Enhancement-Type MOSFETs 184
Current–Voltage Relations 187
p-Channel MOS Transistor 190
Small-Signal Operation 191
5.3 Secondary Effects in MOSFETs 196
Channel-Length Modulation 196
Transconductance 199
Overdrive Voltage 201
Temperature Effects 201
Breakdown 201
Body Effect 202
Capacitances 205
Unity-Gain Bandwidth 207
Short-Channel Effects 209
Carrier Velocity Saturation and Hot Carriers 210
Reduced Output Resistance and Threshold 211
Other Effects 211
Improved Performance 212
5.4 Depletion-Type MOSFETs 214
Diode Connection 217
5.5 Complementary MOSFETs 218
CMOS Amplifier 219
CMOS Transmission Gate 222
CMOS Inverter 225
5.6 Junction Field-Effect Transistor 225
Structure 225
Operation 226
Current–Voltage Relation 228
5.7 Metal–Semiconductor Field-Effect Transistor 232
Structure 233
Operation 233
High-Mobility Devices 234
Summary of Main Concepts and Results 235
Learning Outcomes 235
Supplementary Examples and Topics on CD 236
Problems and Exercises 236

6. Bipolar Junction Transistor **241**
Learning Objectives 241
6.1 Basic Operation of the BJT 242
Common-Base dc Current Gains 245
Typical Structure 246
Common-Emitter Configuration 247
Small-Signal Current Gains 250
Small-Signal Equivalent Circuits 254
6.2 Secondary Effects in BJTs 256
Base-Width Modulation 256
Hybrid-π Equivalent Circuit 260
Variation of i_C with v_{be} 265
h-Parameter Equivalent Circuit 265
Temperature Effects 265
Breakdown 266
Punchthrough 268
BJT Capacitances 268
Unity-Gain Bandwidth 271
6.3 BJT Large-Signal Models 275
Ebers–Moll Model 275
Saturation Mode 278
The BJT as a Switch 281
Diode Connection 282
Regenerative Pair 282
Augmented Models 284
6.4 Heterojunction Bipolar Transistor 284
6.5 Noise in Semiconductors 286
6.6 Comparison of BJTs and FETs 287
Summary of Main Concepts 288
Learning Outcomes 288
Supplementary Examples and Topics on Website 289
Problems and Exercises 289

7. Two-Port Circuits, Amplifiers, and Feedback **295**
Learning Objectives 295
7.1 Two-Port Circuits 296
Interpretation of Parameters 296
Equivalent Circuits 298
7.2 Ideal Amplifiers 298
7.3 Negative Feedback 300
Series–Shunt Feedback 301
Signal-Flow Diagrams 303
Series–Series Feedback 305
Shunt–Series Feedback 307
Shunt–Shunt Feedback 308
7.4 Ideal Operational Amplifier 310
Noninverting Configuration 311

Unity-Gain amplifier 313
Inverting Configuration 314
Integrator 317
Differentiator 318
Extraneous Signals 321
Gain-Bandwidth Product 322
Summary of Main Concepts and Results 325
Learning Outcomes 326
Supplementary Topics and Examples on Website 326
Problems and Exercises 326

8. Single-Stage Transistor Amplifiers 335
Learning Objectives 335
8.1 Transistor Biasing 336
Biasing of Discrete Transistors 336
Current Mirror 341
BJT Current Mirror 341
MOSFET Current Mirror 344
8.2 Basic Amplifier Configurations 346
General Considerations 346
Common-Emitter Amplifier 348
Common-Source Amplifier 350
Common-Drain Amplifier 350
Common-Collector Amplifier 353
Common-Source Amplifier with Source Resistor 356
Common-Emitter Amplifier with Emitter Resistor 358
Common-Gate Amplifier 361
Common-Base Amplifier 363
8.3 High-Frequency Response 368
Miller's Theorem 368
Poles and Zeros of Transfer Function 369
Common Emitter/Source Amplifier 370
Common Collector/Drain Amplifier 373
Common-Emitter/Source Amplifier with Feedback Resistor 375
Common-Base/Gate Amplifier 376
8.4 Composite Transistor Connections 379
Darlington Pair 379
Common Collector-Common Emitter Cascade 381
Cascode Amplifier 384
MOSFET Cascode 384
BJT Cascode 386
BiCMOS Cascode 389
8.5 Cascode Current Sources and Mirrors 391
Summary of Main Concepts and Results 392
Learning Outcomes 393
Supplementary Examples and Topics on Website 393
Problems and Exercises 394

9. Multistage and Feedback Amplifiers **405**
Learning Objectives 405
9.1 Cascaded Amplifiers 406
dc Level Shifting 409
9.2 *RC*-Coupled Amplifiers 411
Common-Source Amplifier 411
Common-Emitter Amplifier 413
9.3 Feedback Amplifiers 416
Series–Shunt Feedback 417
Series–Series Feedback 424
Shunt–Series Feedback 428
Shunt–Shunt Feedback 433
9.4 Closed-Loop Stability 436
Stability from Bode Magnitude Plots 438
Frequency Compensation 441
Feedback Oscillators 445
Wien-Bridge Oscillator 445
High-*Q* Oscillator 446
9.5 Tuned Amplifiers 448
9.6 *LC* Oscillators 451
9.7 Crystal Oscillators 456
Summary of Main Concepts and Results 457
Learning Outcomes 458
Supplementary Examples and Topics on Website 458
Problems and Exercises 459

10. Differential and Operational Amplifiers **467**
Learning Objectives 467
10.1 Differential Pair 468
Basic Operation 468
Transfer Characteristic 470
Small-Signal Differential Operation 471
High-Frequency Response 472
Small-Signal Common-Mode Response 472
High-Frequency Response 474
Input Bias Currents 476
Input Offset Voltage 476
Current-Mirror Load 478
MOSFET Differential Pair 483
10.2 Two-Stage CMOS Op Amp 486
Input-Offset Voltage 486
Voltage Gain and Output Swing 487
Common-Mode Response 488
Frequency Response 488
Slew Rate 491
10.3 Folded Cascode CMOS Op Amp 492
Common-Mode Input Range 492

Output Voltage Swing 494
Voltage Gain 494
Frequency Response 495
Slew Rate 495
10.4 CMOS Current and Voltage Biasing 498
Self-Biasing 498
10.5 BJT Op Amps 501
Input Resistance and Bias Current 502
Input Offset Voltage 503
10.6 Some Basic Practical Op-Amp Circuits 507
Inverting and Noninverting Op-amp Circuits 507
Integrator 509
Difference Amplifier 511
Instrumentation Amplifier 514
10.7 Switched-Capacitor Circuits 516
10.8 Digital-Analog Conversion 519
Summary of Main Concepts and Results 522
Learning Outcomes 523
Supplementary Examples and Topics on Website 523
Problems and Exercises 524

11. Power Amplifiers and Switches 531
Learning Objectives 531
11.1 General Considerations 532
Safe Operating Limits 532
Thermal Resistance 533
Thermal Stability 535
Nonlinear Distortion 536
Power-Conversion Efficiency 537
11.2 Class A Operation 539
Transformer Coupling 542
Emitter Follower 543
11.3 Class B Operation 545
11.4 Class AB Operation 546
11.5 Class C Operation 549
11.6 Power Operational Amplifiers 550
11.7 Power Switching 552
Class D Amplifier 552
Switched Regulated Supplies 553
dc-to-ac Converters 556
11.8 Power Diodes 560
11.9 Power Transistors 563
Bipolar Junction Transistors 563
MOSFETs 567
Insulated Gate Bipolar Transistors (IGBTs) 569
11.10 Power Latches 572
Thyristor 572
Summary of Main Concepts and Results 577

Learning Outcomes 578
Supplementary Examples and Topics and on Website 578
Problems and Exercises 579

12. Basic Elements of Digital Circuits 587
Learning Objectives 587
12.1 Digital Signals and Processing 588
Digital Signals 588
Boolean Algebra 590
12.2 Logic Gates 592
Gate Types 592
CMOS Gate Examples 595
Gate Performance 596
12.3 Flip-Flops 602
Basic Latch 602
SR Latch 604
JK Flip-Flop 606
D Flip-Flop 608
12.4 Digital System Memories 611
Classification of Semiconductor Memories 612
Organization of RAM 613
12.5 Read/Write Memory 614
Static Memory Cell 614
Dynamic Memory Cell 616
Sense Amplifier and Precharge Circuit 617
Row Decoder 620
Column Decoder 622
12.6 Read Only Memory 623
Mask ROM 623
Programmable ROM 625
Erasable Programmable ROM 626
Flash ROM 627
12.7 Ferroelectric RAM 631
12.8 Metallic Interconnect 632
Capacitance 632
Resistance 632
Distributed Models 633
Summary of Main Concepts and Results 636
Learning Outcomes 637
Supplementary Examples and Topics on Website 637
Problems and Exercises 637

13. Digital Logic Circuit Families 647
Learning Objectives 647
13.1 CMOS 648
CMOS Inverter 648
Static Behavior 648
Noise Margins 651

Propagation Delay 653
Power Dissipation 655
CMOS Gates 657
NAND and NOR Gates 657
CMOS Gate Design 659
Effects of Sizing and Scaling 661
Low-Power CMOS 663
Summary 663
13.2 Pseudo NMOS 664
Static Operation 665
Dynamic Operation 667
13.3 Pass-Transistor Logic 668
13.4 Dynamic Logic 674
Basic Configuration 674
Limitations of Dynamic Logic 675
Domino Logic 676
Pipelined Single-Phase Clock Architecture 677
13.5 BiCMOS Logic 678
Basic Operation 678
Propagation Delay 680
BiCMOS Gates 680
13.6 Transistor–Transistor Logic 682
Basic TTL Inverter 682
Advanced Low-Power Schottky TTL 685
13.7 Emitter-Coupled Logic 686
Basic Circuit 686
ECL 100k 687
ECL Gates 691
Summary of Main Concepts and Results 693
Learning Outcomes 694
Supplementary Examples and Topics on Website 694
Problems and Exercises 694

Appendix A: Reference Material 703

Appendix B: Basic PSpice Models 705

References and Bibliography 709

Index 711