

*The McGraw-Hill Companies*



# COMPUTER SYSTEM ORGANISATION

**Naresh Jotwani**





## 1. OVERVIEW

1

|      |                                       |    |
|------|---------------------------------------|----|
| 1.1  | Introduction                          | 1  |
| 1.2  | Brief History of Computers            | 2  |
| 1.3  | Information                           | 3  |
| 1.4  | Hardware and Software                 | 4  |
| 1.5  | Processing                            | 6  |
| 1.6  | Memory                                | 7  |
| 1.7  | Input and Output                      | 9  |
| 1.8  | von Neumann Model                     | 10 |
| 1.9  | Data Paths, Data Rates and Interfaces | 11 |
| 1.10 | A Complete System                     | 13 |
|      | <i>Summary</i>                        | 15 |
|      | <i>Review Questions</i>               | 15 |
|      | <i>Exercises</i>                      | 16 |

## 2. REPRESENTATION OF DATA IN BINARY

19

|      |                                      |    |
|------|--------------------------------------|----|
| 2.1  | Introduction                         | 19 |
| 2.2  | Number Systems                       | 20 |
| 2.3  | Unsigned Integers                    | 21 |
| 2.4  | Signed Integers                      | 24 |
| 2.5  | Floating Point Numbers in Decimal    | 27 |
| 2.6  | IEEE Floating Point Standard         | 29 |
| 2.7  | Limits of Representation             | 32 |
| 2.8  | Octal and Hexadecimal Representation | 33 |
| 2.9  | Characters                           | 35 |
| 2.10 | Audio, Video and Graphics            | 39 |
| 2.11 | Error Detection and Correction       | 40 |
|      | <i>Summary</i>                       | 42 |
|      | <i>Review Questions</i>              | 43 |
|      | <i>Exercises</i>                     | 44 |

### 3. HARDWARE BUILDING BLOCKS

46

|      |                         |    |
|------|-------------------------|----|
| 3.1  | Introduction            | 46 |
| 3.2  | Electronics             | 46 |
| 3.3  | Logic Gates             | 48 |
| 3.4  | Combinational Circuits  | 51 |
| 3.5  | Sequential Circuits     | 53 |
| 3.6  | Integrated Circuits     | 56 |
| 3.7  | Clock Signal            | 57 |
| 3.8  | Registers               | 58 |
| 3.9  | Memory Elements         | 60 |
| 3.10 | Other Useful Elements   | 63 |
|      | <i>Summary</i>          | 68 |
|      | <i>Review Questions</i> | 68 |
|      | <i>Exercises</i>        | 69 |

### 4. PROCESSOR INSTRUCTION SET-I

72

|      |                                         |    |
|------|-----------------------------------------|----|
| 4.1  | Introduction                            | 72 |
| 4.2  | A Typical Instruction                   | 73 |
| 4.3  | The Processor NICE                      | 74 |
| 4.4  | Programmable Registers                  | 74 |
| 4.5  | A Simple Program                        | 76 |
| 4.6  | Conditional Execution                   | 78 |
| 4.7  | Instruction Classes and Instruction Set | 80 |
| 4.8  | Iteration                               | 81 |
| 4.9  | Basic Input Output Instructions         | 83 |
| 4.10 | Program Status Word                     | 85 |
|      | <i>Summary</i>                          | 88 |
|      | <i>Review Questions</i>                 | 88 |
|      | <i>Exercises</i>                        | 89 |

### 5. PROCESSOR INSTRUCTION SET-II

91

|     |                                   |     |
|-----|-----------------------------------|-----|
| 5.1 | Addressing Modes                  | 91  |
| 5.2 | Functions and Function Calls      | 96  |
| 5.3 | Table of Instructions             | 102 |
| 5.4 | Arithmetic and Logic Instructions | 104 |
| 5.5 | Transfer of Control Instructions  | 106 |
| 5.6 | Character and String Operations   | 107 |
| 5.7 | Role of Instruction Set           | 109 |
| 5.8 | Sample Programs                   | 110 |
|     | <i>Summary</i>                    | 112 |
|     | <i>Review Questions</i>           | 113 |
|     | <i>Exercises</i>                  | 114 |

## 6. PROCESSOR DESIGN

116

|      |                                     |     |
|------|-------------------------------------|-----|
| 6.1  | Introduction                        | 116 |
| 6.2  | Processor Architecture              | 117 |
| 6.3  | Control Signals and Control Unit    | 119 |
| 6.4  | Instruction Formats and Codes       | 122 |
| 6.5  | Arithmetic and Logic Unit (ALU)     | 123 |
| 6.6  | Data Transfer and Manipulation      | 125 |
| 6.7  | Program Counter                     | 126 |
| 6.8  | Nested Function Calls and the Stack | 127 |
| 6.9  | Cache Memory                        | 129 |
| 6.10 | Pipelined Implementation            | 131 |
| 6.11 | Design of a RISC Processor          | 135 |
|      | <i>Summary</i>                      | 138 |
|      | <i>Review Questions</i>             | 138 |
|      | <i>Exercises</i>                    | 140 |

## 7. CONTROL UNIT

141

|     |                                                           |     |
|-----|-----------------------------------------------------------|-----|
| 7.1 | Introduction                                              | 141 |
| 7.2 | Implementing a Typical Instruction                        | 142 |
| 7.3 | Hardwired Control Unit                                    | 144 |
| 7.4 | A Limitation of Hardwired Control                         | 147 |
| 7.5 | Basic Concept of Microprogrammed Control                  | 148 |
| 7.6 | Microinstruction Sequencing                               | 150 |
| 7.7 | Microprogrammed Control Unit                              | 152 |
| 7.8 | Microinstruction Formats                                  | 154 |
| 7.9 | Comparison of Hardwired and Microprogrammed Control Units | 157 |
|     | <i>Summary</i>                                            | 158 |
|     | <i>Review Questions</i>                                   | 158 |
|     | <i>Exercises</i>                                          | 159 |

## 8. COMPUTER ARITHMETIC

161

|     |                                        |     |
|-----|----------------------------------------|-----|
| 8.1 | Introduction                           | 161 |
| 8.2 | Integer Addition and Subtraction       | 162 |
| 8.3 | Carry Look-ahead                       | 166 |
| 8.4 | Unsigned Integer Multiplication        | 168 |
| 8.5 | Booth's Algorithm and Integer Division | 171 |
| 8.6 | Floating Point Operations              | 172 |
| 8.7 | Binary Coded Decimal (BCD) Arithmetic  | 175 |
| 8.8 | Conditions, Exceptions and Faults      | 175 |
|     | <i>Summary</i>                         | 176 |
|     | <i>Review Questions</i>                | 177 |
|     | <i>Exercises</i>                       | 178 |

## 9. MEMORY ORGANISATION

181

|     |                                  |     |
|-----|----------------------------------|-----|
| 9.1 | Memory Hierarchy                 | 181 |
| 9.2 | Multiprogramming                 | 183 |
| 9.3 | Partitioned Memory               | 185 |
| 9.4 | Non-contiguous Memory Allocation | 189 |
| 9.5 | Principle of Virtual Memory      | 192 |
| 9.6 | Virtual Memory with Paging       | 194 |
| 9.7 | Segmented Logical Address Space  | 197 |
| 9.8 | Associative Memory               | 199 |
| 9.9 | Cache Memory Organisation        | 200 |
|     | <i>Summary</i>                   | 204 |
|     | <i>Review Questions</i>          | 205 |
|     | <i>Exercises</i>                 | 206 |

## 10. INPUT AND OUTPUT ORGANISATION

208

|       |                                      |     |
|-------|--------------------------------------|-----|
| 10.1  | Introduction                         | 208 |
| 10.2  | Input/Output Devices and Controllers | 209 |
| 10.3  | Accessing Devices                    | 209 |
| 10.4  | Device Status and Control            | 213 |
| 10.5  | Interrupt Mechanism and Handling     | 215 |
| 10.6  | A Simple Application                 | 217 |
| 10.7  | Modes of Data Transfer               | 222 |
| 10.8  | Character Devices and Block Devices  | 225 |
| 10.9  | Direct Memory Access                 | 225 |
| 10.10 | I/O Interfaces                       | 228 |
| 10.11 | I/O Processors                       | 229 |
|       | <i>Summary</i>                       | 230 |
|       | <i>Review Questions</i>              | 231 |
|       | <i>Exercises</i>                     | 232 |

## 11. USER INTERACTION

235

|      |                               |     |
|------|-------------------------------|-----|
| 11.1 | Introduction                  | 235 |
| 11.2 | Keyboard and Mouse            | 237 |
| 11.3 | Graphics Display              | 239 |
| 11.4 | Display Technology            | 243 |
| 11.5 | Software for User Interaction | 246 |
|      | <i>Summary</i>                | 247 |
|      | <i>Review Questions</i>       | 248 |
|      | <i>Exercises</i>              | 249 |

## 12. SECONDARY STORAGE AND OTHER DEVICES

251

- 12.1 Introduction 251
- 12.2 Magnetic Disks 251
- 12.3 Optical Disks 256
- 12.4 Flash Memories 258
- 12.5 Communication Links and Devices 260
- 12.6 Printers 262
- 12.7 Clock, Speaker and Microphone 265
- Summary* 267
- Review Questions* 268
- Exercises* 269

## 13. PARALLELISM

271

- 13.1 Introduction 271
- 13.2 Instruction Level Parallelism 272
- 13.3 Pseudo-parallelism 275
- 13.4 Thread Level Parallelism 278
- 13.5 Flynn's Classification of Computer Systems 280
- 13.6 SIMD Architecture 281
- 13.7 Vector Processing 283
- Summary* 284
- Review Questions* 285
- Exercises* 285

## 14. MULTIPROCESSOR SYSTEMS

288

- 14.1 Introduction 288
- 14.2 Shared Memory Multiprocessors 289
- 14.3 Cache Coherence 291
- 14.4 Synchronisation and Arbitration 293
- 14.5 Message-passing Model 294
- 14.6 Cluster Computing 297
- 14.7 Interconnection Structures 298
- 14.8 Distributed Computing 300
- Summary* 302
- Review Questions* 302
- Exercises* 303

## 15. SOFTWARE

305

- 15.1 Introduction 305
- 15.2 Operating System 305
- 15.3 Software Development 309
- 15.4 Computer Networks 312
- 15.5 Applications 314
- Summary* 316
- Review Questions* 316
- Exercises* 317

## 16. CASE STUDIES

318

- 16.1 Introduction 318
- 16.2 Throughput 319
- 16.3 Intel Pentium® Family of Processors 320
- 16.4 Sun UltraSparc T2® Processor 323
- 16.5 JAVA Virtual Machine 326
- 16.6 Intel 8051® Microcontroller Family 327
- 16.7 The PC 330
- Summary* 332
- Review Questions* 333

## APPENDIX A: Binary Encoding of *NICE* Machine Instructions

334

*Index*

339