



# Substrate Noise Coupling

IN ANALOG/RF CIRCUITS

Stephane Bronckers  
Geert Van der Plas  
Gerd Vandersteen  
Yves Rolain

# Contents

<b>Foreword</b>	<b>xiii</b>
<b>Preface</b>	<b>xv</b>
<b>Acknowledgments</b>	<b>xvii</b>
Chapter 1 Introduction	1
1.1 Introduction and Motivation	1
1.2 Book overview	4
References	5
Chapter 2 Substrate Noise Propagation	7
2.1 Introduction	7
2.2 Modeling the Substrate	8
2.2.1 Analytical Resistance Calculation Between Two Contacts	9
2.2.2 Finite Difference Method	13
2.2.3 Finite Element Method	17
2.3 The Substrate Modeled with FDM	19
2.3.1 Experimental Description	19
2.3.2 Analysis of the Substrate Noise Propagation	20
2.3.3 Conclusions	27
2.4 The Substrate as a Finite Element Model	28
2.4.1 Simulation Methodology	28
2.4.2 Dealing with N-Doped Regions	30

2.4.3	Simulation Setup for the Test Structure	33
2.4.4	Comparison	33
2.4.5	Conclusions	33
2.5	Conclusions	34
	References	36
<b>Chapter 3</b>	<b>Passive Isolation Structures</b>	<b>39</b>
3.1	<i>Introduction</i>	39
3.2	Overview and Description of the Different Types of Passive Isolation Structures	40
3.2.1	The Template Layout	42
3.2.2	Integrating the Different Types of Guard Rings	43
3.2.3	Simulation Setup	44
3.3	Prediction and Understanding of Guard Rings	44
3.3.1	Reference Structure	45
3.3.2	P-Well Block Isolation	47
3.3.3	N-Well Isolation	50
3.3.4	P <sup>+</sup> Guard Ring Shielding	52
3.3.5	Triple Well Shielding	56
3.3.6	Comparison and Conclusion	60
3.4	Design of an Efficient P <sup>+</sup> Guard Ring	65
3.4.1	Impedance of the Ground Interconnect	65
3.4.2	Width of the P <sup>+</sup> Guard Ring	67
3.4.3	Distance to the Victim	70
3.4.4	Guidelines for Good P <sup>+</sup> Guard Ring Design	75
3.5	Conclusions	76
	References	77
<b>Chapter 4</b>	<b>Noise Coupling in Active Devices</b>	<b>79</b>
4.1	<i>Introduction</i>	79
4.2	Substrate Noise Impact on Analog Design	80
4.3	Impact Simulation Methodology	82
4.3.1	EM Simulation	83
4.3.2	Circuit Simulation	86
4.4	Transistor Test Bench	86
4.4.1	Description of the Transistor Under Test	87
4.4.2	Modeling the Transistor Test Bench	87
4.4.3	Experimental Validation	92
4.5	Substrate Noise Coupling Mechanisms in a Transistor	92

4.5.1	Analyzing the Different Coupling Mechanisms in a Transistor	94
4.5.2	Description and Measurement of the Device Under Test	97
4.5.3	Modeling Different Substrate Noise Coupling Mechanisms	100
4.5.4	Quantifying the Different Substrate Noise Coupling Mechanisms	104
4.5.5	Experimental Validation of the Substrate Noise Coupling Mechanisms	106
4.6	Conclusions	108
	References	109
<b>Chapter 5</b>	<b>Measuring the Coupling Mechanisms in Analog/RF Circuits</b>	<b>111</b>
5.1	Introduction	111
5.2	Measurement-Based Identification of the Dominant Substrate Noise Coupling Mechanisms	114
5.2.1	Measurement of the Different Spurs	115
5.2.2	Sensitivity Functions	116
5.2.3	Determining the Influence of the PCB	118
5.3	Example: 900 MHz LC-VCO	119
5.3.1	Description of the LC-VCO	119
5.3.2	Substrate Sensitivity Measurements	120
5.3.3	Revealing the Dominant Coupling Mechanism for FM Spurs	123
5.3.4	Revealing the Dominant Coupling Mechanism for AM Spurs	128
5.3.5	Influence of the PCB Decoupling Capacitors on the Substrate Noise Impact	130
5.3.6	Conclusions	132
5.4	Study of the Coupling Mechanisms Between a Power Amplifier and an LC-VCO	133
5.4.1	Description of the Design of the PPA and the LC-VCO	135
5.4.2	Coupling Mechanisms Between the PPA and the LC-VCO	137
5.4.3	Measuring the Dominant Coupling Mechanisms	142
5.4.4	Conclusions	146

5.5 Conclusions	148
References	148
Chapter 6 The Prediction of the Impact of Substrate Noise on Analog/RF Circuits	151
6.1 Introduction	151
6.2 The Substrate Modeled with FDM	152
6.2.1 Impact Simulation Methodology	152
6.2.2 Prediction of the Impact of Substrate Noise from DC Up to LO Frequency	156
6.2.3 Experimental Validation of the Simulation Methodology	160
6.2.4 Conclusions	162
6.3 Substrate Modeled by the FEM Method	163
6.3.1 Impact Simulation Methodology	163
6.3.2 Prediction of the Impact of Substrate Noise	166
6.3.3 Verification with Measurements	170
6.3.4 Conclusions	172
6.4 Techniques to Reduce Substrate Noise Coupling	173
6.4.1 Layout Techniques to Reduce the Substrate Noise Coupling	174
6.4.2 Circuit Techniques to Reduce the Substrate Noise Coupling	175
6.4.3 3D Stacking as a Solution to Substrate Noise Issues	179
6.4.4 Separated Analog/Digital Ground	185
6.4.5 Shared Analog/Digital Ground	186
6.4.6 Experimental Validation	186
6.4.7 Conclusions	190
6.5 Conclusions	191
References	192
Chapter 7 Noise Coupling in Analog/RF Systems	195
7.1 Introduction	195
7.2 Impact Simulation Methodology	196
7.2.1 EM Simulation	198
7.2.2 Parasitic Extraction	200
7.2.3 Circuit Simulation	200
7.3 Analyzing the Impact of Substrate Noise in Analog/RF Systems	201

7.3.1	Analysis of the Propagation of Substrate Noise	202
7.3.2	Analyzing the Substrate Noise Coupling	202
7.4	Substrate Noise Impact on a 48–53 GHz LC-VCO	203
7.4.1	Description of the LC-VCO	203
7.4.2	Simulation Setup	203
7.4.3	Conclusion	207
7.5	Impact of Substrate Noise on a DC to 5 GHz Wideband Receiver	208
7.5.1	Description of the Wideband Receiver	208
7.5.2	Simulation Setup	211
7.5.3	Parasitic Extraction	214
7.5.4	Circuit Simulation	214
7.5.5	Revealing the Dominant Coupling Mechanism	215
7.5.6	Experimental Verification	220
7.6	Conclusions and Discussion	222
7.6.1	Conclusions	222
7.6.2	Discussion	223
	References	224
<b>Appendix A: Narrowband Frequency Modulation of LC-Tank VCOs</b>		227
<b>Appendix B: Port Conditions</b>		231
<b>List of Acronyms</b>		233
<b>About the Authors</b>		237
<b>Index</b>		239