

# Error Control Coding FOR B3G/4G WIRELESS SYSTEMS

## Paving the Way to IMT-Advanced Standards



Editors

Thierry Lestable and Moshe Ran

WILEY-WWRF SERIES

# Contents

About the Editors	xi
Contributors	xiii
Preface	xv
Acknowledgments	xvii
Abbreviations	xix
<b>1 Coding</b>	<b>1</b>
<i>(Gerhard Bauch, Claude Berrou, David Declercq, Alexandre Graell I Amat, Youssouf Ould-Cheikh-Mouhamedou, Yannick Saouter, Jossy Sayir, and Marcos B.S. Tavares)</i>	
1.1 General Code Types	1
1.2 Designing Codes Based on Graphs	7
1.3 Pseudorandom Designs	8
1.3.1 <i>Pseudorandom Designs for Turbo Codes</i>	8
1.3.2 <i>Structured Designs</i>	14
1.3.3 <i>Code Optimization</i>	22
1.4 Repeat Accumulate Codes	25
1.5 Binary versus Nonbinary	28
1.6 Performance Results of Nonbinary LDPC Codes	30
1.6.1 <i>Small Codeword Lengths</i>	30
1.6.2 <i>High-Order Modulations</i>	31
1.6.3 <i>Brief Presentation of NB-LDPC Decoders</i>	33
1.7 Three-Dimensional (3D) Turbo Codes	34
1.7.1 <i>The Encoding Structure</i>	35
1.7.2 <i>Code Optimization</i>	37
1.7.3 <i>Decoding the 3D Turbo Code</i>	42
1.7.4 <i>Simulation Results</i>	43
1.8 Conclusions	45
References	46

<b>2 Decoding</b>	<b>49</b>
(Moshe Ran, Carlos De Segovia, and Omer Ran)	
2.1 Algebraic Soft-Decision (ASD) and Reliability-Based Decoders	50
2.1.1 <i>Reliability-Based Soft-Decision Decoding</i>	51
2.1.2 <i>Adaptive Iterative Soft-Decision Decoders for Short Packet Lengths</i>	54
2.1.3 <i>Algebraic Soft-Decision and Reed–Solomon Codes</i>	61
2.2 Graph versus Trellis Decoding Algorithms	63
2.2.1 <i>BP-Based Algorithms</i>	63
2.2.2 <i>BCJR-Based Algorithms</i>	64
References	65
<b>3 Incremental Redundancy for Coding</b>	<b>69</b>
(Stefania Sesia and Charly Poulliat)	
3.1 Introduction	69
3.2 Retransmission Protocols (ARQ)	70
3.2.1 <i>Stop-and-Wait ARQ Protocol</i>	70
3.2.2 <i>Go-Back-N ARQ Protocol</i>	73
3.2.3 <i>Selective Repeat (SR) ARQ Protocol</i>	74
3.2.4 <i>Summary and Challenges</i>	75
3.3 HARQ Schemes	76
3.3.1 <i>Type I HARQ</i>	76
3.3.2 <i>Type II HARQ</i>	78
3.3.3 <i>Comparison in Terms of Buffer Requirements</i>	80
3.4 Design of Hybrid ARQ Type II	81
3.4.1 <i>Mathematical System Model</i>	81
3.4.2 <i>Throughput Analysis</i>	83
3.5 Code Design	86
3.5.1 <i>Rate-Compatible Punctured (RCP) Convolutional Codes</i>	88
3.5.2 <i>Rate-Compatible Punctured Turbo Codes</i>	89
3.5.3 <i>Fountain and Raptor Codes</i>	90
3.5.4 <i>Low-Density Parity-Check Codes</i>	96
3.6 Generalization of the Mutual Information Evolution for Incremental Redundancy Protocols	99
3.6.1 <i>Complexity for Iterative Decoding Schemes in the Context of Incremental Redundancy Protocols</i>	101
3.7 ARQ/HARQ in the Standards	102
3.7.1 <i>Retransmission Protocols in 3GPP Standard</i>	103
3.7.2 <i>Retransmission Protocols in Non-3GPP Standard</i>	106
3.8 Conclusions	107
References	107

<b>4</b>	<b>Architecture and Hardware Requirements</b>	<b>113</b>
(Frank Kienle)		
4.1	Turbo Decoder Implementation	113
4.1.1	<i>Interleaver and Deinterleaver</i>	114
4.1.2	<i>Serial Turbo Decoding</i>	115
4.1.3	<i>Parallel and Shuffled Turbo Decoding</i>	117
4.1.4	<i>Turbo Decoding with Parallel Component Decoder</i>	117
4.1.5	<i>MAP Decoder</i>	119
4.1.6	<i>Branch Metric Calculation</i>	124
4.1.7	<i>State and Path Metrics</i>	127
4.1.8	<i>Duobinary Codes</i>	137
4.1.9	<i>Quantization</i>	139
4.1.10	<i>Normalization</i>	141
4.1.11	<i>Implementation Results</i>	145
4.2	LDPC Decoder Architectures	146
4.2.1	<i>Generic Architecture Template</i>	146
4.2.2	<i>Two-Phase Architecture</i>	149
4.2.3	<i>Two-Phase Architecture with PN Branch</i>	151
4.2.4	<i>Single-Phase Architecture</i>	151
4.2.5	<i>Layered Architecture</i>	153
4.2.6	<i>Other Architecture Concepts</i>	154
4.2.7	<i>Considering Throughput and Latency</i>	155
4.2.8	<i>Considering VLSI Complexity</i>	159
4.2.9	<i>Considering Communications Performance</i>	160
4.2.10	<i>The LDPC Code Decoder Design Space</i>	161
4.2.11	<i>Architecture Parallelism</i>	167
4.2.12	<i>Traveling the Design Space</i>	169
4.2.13	<i>Implementation Issues</i>	170
4.2.14	<i>FPGA Implementation</i>	172
4.2.15	<i>ASIC Implementation</i>	172
4.2.16	<i>Power and Energy Issues</i>	173
4.2.17	<i>Design Studies</i>	177
References		185
<b>5</b>	<b>Turbo-Principle Extensions</b>	<b>189</b>
(Isabelle Siaud, Ming Jiang, Anne-Marie Ulmer-Moll, Maryline Hélard, Thierry Lestable, and Carlos De Segovia)		
5.1	Introduction	189
5.2	From Turbo Code to Advanced Iterative Receivers	191
5.2.1	<i>From Turbo Code to Turbo Equalization</i>	191
5.2.2	<i>Turbo-Equalization Principle</i>	194
5.2.3	<i>Turbo Equalization Applied to Iterative Receiver</i>	196

5.3	Turbo-Based Interleaving Techniques	197
5.3.1	<i>General Principles of the Algorithm</i>	199
5.3.2	<i>Mathematical Description</i>	205
5.3.3	<i>Performance as Inner Interleaving to Turbo-FEC Structure</i>	207
5.3.4	<i>Performance as Outer Binary Interleaving</i>	210
5.3.5	<i>Performance as Dynamic Subcarrier Mapping Allocation</i>	214
5.4	Turbo-MIMO Techniques	218
5.4.1	<i>Introduction</i>	218
5.4.2	<i>System Overview</i>	219
5.4.3	<i>Genetically Inspired Optimization</i>	220
5.4.4	<i>Turbo MIMO-OFDM Receiver using GA-Aided Iterative Channel Estimation</i>	222
5.4.5	<i>Simulation Results</i>	225
5.5	Conclusions	236
	References	237
<b>6</b>	<b>Standardization</b>	<b>241</b>
	( <i>Marie-Hélène Hamon, Thierry Lestable, and Isabelle Siaud</i> )	
6.1	3GPP Systems: UMTS and LTE	241
6.2	IEEE 802.16/WiMAX	242
6.3	IEEE 802.11n	245
6.4	Satellite (DVB-RCS, DVB-S2)	246
6.5	Wireless Rural Area Network: The IEEE802.22 standard [IEEE802_22]	248
6.5.1	<i>FEC Coding</i>	250
6.5.2	<i>Outing Interleaving</i>	252
6.6	Others	254
	References	254
	<b>Index</b>	<b>257</b>