

Contents

Series Editor's Foreword	xiii
Foreword by Dr Craig Hillman	xv
Series Editor's Preface	xvii
Preface	xix
About the Authors	xxi
1 Introduction	1
1.1 The Three Goals of the Book	1
1.2 Historical Perspective	3
1.2.1 <i>Reliability Prehistory</i>	3
1.2.2 <i>The Birth of Reliability as a Discipline</i>	4
1.2.3 <i>Historical Development of Reliability</i>	4
1.2.4 <i>Tools for Failure Analysis</i>	7
1.3 Terminology	7
1.4 State of the Art and Future Trends	8
1.4.1 <i>Techniques of Failure Analysis</i>	9
1.4.2 <i>Failure Mechanisms</i>	11
1.4.3 <i>Models for the Physics-of-Failure</i>	12
1.4.4 <i>Future Trends</i>	13
1.5 General Plan of the Book	14
References	15
2 Failure Analysis – Why?	17
2.1 Eight Possible Applications	17
2.2 Forensic Engineering	18
2.2.1 <i>FA at System Level</i>	19
2.2.2 <i>FA at Component Level</i>	22
2.3 Reliability Modelling	22
2.3.1 <i>Economic Benefits of Using Reliability Models</i>	25
2.3.2 <i>Reliability of Humans</i>	25
2.4 Reverse Engineering	26
2.5 Controlling Critical Input Variables	26
2.6 Design for Reliability	27

2.7	Process Improvement	27
2.7.1	<i>Reliability Assurance</i>	28
2.8	Saving Money through Early Control	29
2.9	A Synergetic Approach	30
2.9.1	<i>Synergies of Technological Factors</i>	30
2.9.2	<i>Test Structures</i>	31
2.9.3	<i>Packaging Reliability</i>	32
2.9.4	<i>Synergies of Operational Stress Factors</i>	32
2.9.5	<i>Synergetic Team</i>	33
	References	34
3	Failure Analysis – When?	37
3.1	Failure Analysis during the Development Cycle	37
3.1.1	<i>Concurrent Engineering</i>	39
3.1.2	<i>Failure Analysis during the Design Stage</i>	39
3.1.3	<i>Virtual Prototyping</i>	42
3.1.4	<i>Reliability Testing during the Development Cycle</i>	42
3.2	Failure Analysis during Fabrication Preparation	48
3.2.1	<i>Reliability Analysis of Materials</i>	48
3.2.2	<i>Degradation Phenomena in Polymers used in Electron Components</i>	51
3.3	FA during Fabrication	56
3.3.1	<i>Manufacturing History</i>	56
3.3.2	<i>Reliability Monitoring</i>	56
3.3.3	<i>Wafer-Level Reliability</i>	58
3.3.4	<i>Yield and Reliability</i>	58
3.3.5	<i>Packaging Reliability</i>	59
3.3.6	<i>Improving Batch Reliability: Screening and Burn-In</i>	60
3.4	FA after Fabrication	61
3.4.1	<i>Standard-Based Testing</i>	61
3.4.2	<i>Knowledge-Based Testing</i>	62
3.5	FA during Operation	64
3.5.1	<i>Failure Types during Operation</i>	65
3.5.2	<i>Preventive Maintenance of Electronic Systems</i>	67
	References	67
4	Failure Analysis – How?	71
4.1	Procedures for Failure Analysis	71
4.2	Techniques for Decapsulating the Device and for Sample Preparation	76
4.2.1	<i>Decapping Techniques</i>	76
4.2.2	<i>Decapsulation Techniques</i>	76
4.2.3	<i>Cross-Sectioning</i>	76
4.2.4	<i>Focused Ion Beam</i>	78
4.2.5	<i>Other Techniques</i>	78
4.3	Techniques for Failure Analysis	79
4.3.1	<i>Electrical Techniques</i>	79
4.3.2	<i>Optical Microscopy</i>	82
4.3.3	<i>Scanning Probe Microscopy (SPM)</i>	83
4.3.4	<i>Microthermographical Techniques</i>	87
4.3.5	<i>Electron Microscopy</i>	88
4.3.6	<i>X-Ray Techniques</i>	93
4.3.7	<i>Spectroscopic Techniques</i>	95

Contents

4.3.8	<i>Acoustic Techniques</i>	100
4.3.9	<i>Laser Techniques</i>	102
4.3.10	<i>Holographic Interferometry</i>	105
4.3.11	<i>Emission Microscopy</i>	105
4.3.12	<i>Atom Probe</i>	106
4.3.13	<i>Neutron Radiography</i>	106
4.3.14	<i>Electromagnetic Field Measurements</i>	107
4.3.15	<i>Other Techniques</i>	107
	References	107
5	Failure Analysis – What?	109
5.1	Failure Modes and Mechanisms at Various Process Steps	110
5.1.1	<i>Wafer Level</i>	110
5.1.2	<i>Packaging</i>	138
5.1.3	<i>Operation</i>	151
5.2	Failure Modes and Mechanisms of Passive Electronic Parts	152
5.2.1	<i>Resistors</i>	153
5.2.2	<i>Capacitors</i>	158
5.2.3	<i>Varistors</i>	168
5.2.4	<i>Connectors</i>	170
5.2.5	<i>Inductive Elements</i>	175
5.2.6	<i>Embedded Passive Components</i>	176
5.3	Failure Modes and Mechanisms of Silicon Bi Technology	177
5.3.1	<i>Silicon Diodes</i>	178
5.3.2	<i>Bipolar Transistors</i>	182
5.3.3	<i>Thyristors and Insulated-Gate Bipolar Transistors</i>	184
5.3.4	<i>Bipolar Integrated Circuits</i>	186
5.4	Failure Modes and Mechanisms of MOS Technology	187
5.4.1	<i>Junction Field-Effect Transistors</i>	187
5.4.2	<i>MOS Transistors</i>	188
5.4.3	<i>MOS Integrated Circuits</i>	192
5.4.4	<i>Memories</i>	198
5.4.5	<i>Microprocessors</i>	199
5.4.6	<i>Silicon-on-Insulator Technology</i>	200
5.5	Failure Modes and Mechanisms of Optoelectronic and Photonic Technologies	201
5.5.1	<i>Light-Emitting Diodes</i>	201
5.5.2	<i>Photodiodes</i>	204
5.5.3	<i>Phototransistors</i>	205
5.5.4	<i>Optocouplers</i>	205
5.5.5	<i>Photonic Displays</i>	206
5.5.6	<i>Solar Cells</i>	208
5.6	Failure Modes and Mechanisms of Non-Silicon Technologies	209
5.6.1	<i>Diodes</i>	210
5.6.2	<i>Transistors</i>	215
5.6.3	<i>Integrated Circuits</i>	218
5.7	Failure Modes and Mechanisms of Hybrid Technology	218
5.7.1	<i>Thin-Film Hybrid Circuits</i>	219
5.7.2	<i>Thick-Film Hybrid Circuits</i>	221
5.8	Failure Modes and Mechanisms of Microsystem Technologies	221
5.8.1	<i>Microsystems</i>	222

5.8.2	<i>Nanosystems</i>	227
	References	229
6	Case Studies	247
6.1	Case Study No. 1: Capacitors	247
6.1.1	<i>Subject</i>	247
6.1.2	<i>Goal</i>	247
6.1.3	<i>Input Data</i>	248
6.1.4	<i>Sample Preparation</i>	248
6.1.5	<i>Working Procedure and Results</i>	248
6.1.6	<i>Output Data</i>	250
6.2	Case Study No. 2: Bipolar Power Devices	250
6.2.1	<i>Subject</i>	250
6.2.2	<i>Goal</i>	250
6.2.3	<i>Input Data</i>	250
6.2.4	<i>Working Procedure for FA and Results</i>	250
6.2.5	<i>Output Data</i>	252
6.3	Case Study No. 3: CMOS Devices	253
6.3.1	<i>Subject</i>	253
6.3.2	<i>Goal</i>	253
6.3.3	<i>Input Data</i>	253
6.3.4	<i>Working Procedure for FA and Results</i>	253
6.3.5	<i>Output Data</i>	255
6.4	Case Study No. 4: MOS Field-Effect Transistors	256
6.4.1	<i>Subject</i>	256
6.4.2	<i>Goal</i>	256
6.4.3	<i>Input Data</i>	256
6.4.4	<i>Sample Preparation</i>	256
6.4.5	<i>Working Procedure for FA</i>	257
6.4.6	<i>Results</i>	257
6.4.7	<i>Output Data</i>	257
6.5	Case Study No. 5: Thin-Film Transistors	260
6.5.1	<i>Subject</i>	260
6.5.2	<i>Goal</i>	260
6.5.3	<i>Input Data</i>	260
6.5.4	<i>Sample Preparation</i>	261
6.5.5	<i>Working Procedure for FA and Results</i>	261
6.5.6	<i>Output Data</i>	261
6.6	Case Study No. 6: Heterojunction Field-Effect Transistors	262
6.6.1	<i>Subject</i>	262
6.6.2	<i>Goals</i>	262
6.6.3	<i>Input Data</i>	262
6.6.4	<i>Sample Preparation</i>	262
6.6.5	<i>Working Procedure and Results</i>	262
6.6.6	<i>Output Data</i>	263
6.7	Case Study No. 7: MEMS Resonators	264
6.7.1	<i>Subject</i>	264
6.7.2	<i>Goal</i>	264
6.7.3	<i>Input Data</i>	264
6.7.4	<i>Sample Preparation</i>	264

Contents

6.7.5	<i>Working Procedure for FA and Results</i>	265
6.7.6	<i>Output Data</i>	266
6.8	Case Study No. 8: MEMS Micro-Cantilevers	266
6.8.1	<i>Subject</i>	266
6.8.2	<i>Goal</i>	266
6.8.3	<i>Input Data</i>	267
6.8.4	<i>Sample Preparation and Working Procedure</i>	267
6.8.5	<i>Results and Discussion</i>	267
6.8.6	<i>Output Data</i>	269
6.9	Case Study No. 9: MEMS Switches	270
6.9.1	<i>Subject</i>	270
6.9.2	<i>Goal</i>	270
6.9.3	<i>Input Data</i>	271
6.9.4	<i>Sample Preparation</i>	271
6.9.5	<i>Working Procedure for FA and Results</i>	271
6.9.6	<i>Output Data</i>	274
6.10	Case Study No. 10: Magnetic MEMS Switches	275
6.10.1	<i>Subject</i>	275
6.10.2	<i>Goal</i>	275
6.10.3	<i>Input Data</i>	275
6.10.4	<i>Sample Preparation</i>	275
6.10.5	<i>Working Procedure for FA and Results</i>	276
6.10.6	<i>Output Data</i>	278
6.11	Case Study No. 11: Chip-Scale Packages	278
6.11.1	<i>Subject</i>	278
6.11.2	<i>Goal</i>	278
6.11.3	<i>Input Data</i>	278
6.11.4	<i>Sample Preparation</i>	278
6.11.5	<i>Working Procedure for FA</i>	279
6.11.6	<i>Results and Discussion</i>	279
6.11.7	<i>Output Data</i>	282
6.12	Case Study No. 12: Solder Joints	282
6.12.1	<i>Subject</i>	282
6.12.2	<i>Goal</i>	282
6.12.3	<i>Input Data</i>	282
6.12.4	<i>Sample Preparation</i>	283
6.12.5	<i>Working Procedure for FA and Results</i>	283
6.12.6	<i>Output Data</i>	284
6.13	Conclusions	287
	References	287
7	Conclusions	289
	References	292
	Acronyms	293
	Glossary	301
	Index	309