JOHN L. HENNESSY DAVID A. PATTERSON

COMPUTER ARCHITECTURE

A Quantitative Approach

Contents

	Foreword	ix
	Preface	χV
	Acknowledgments	xxii
Chapter 1	Fundamentals of Quantitative Design and Analysis	
	 1.1 Introduction 1.2 Classes of Computers 1.3 Defining Computer Architecture 1.4 Trends in Technology 1.5 Trends in Power and Energy in Integrated Circuits 1.6 Trends in Cost 1.7 Dependability 1.8 Measuring, Reporting, and Summarizing Performance 1.9 Quantitative Principles of Computer Design 1.10 Putting It All Together: Performance, Price, and Power 1.11 Fallacies and Pitfalls 1.12 Concluding Remarks 1.13 Historical Perspectives and References Case Studies and Exercises by Diana Franklin 	2 5 11 17 21 27 33 36 44 52 55 66
Chapter 2	Memory Hierarchy Design	
	 2.1 Introduction 2.2 Ten Advanced Optimizations of Cache Performance 2.3 Memory Technology and Optimizations 2.4 Protection: Virtual Memory and Virtual Machines 2.5 Crosscutting Issues: The Design of Memory Hierarchies 2.6 Putting It All Together: Memory Hierachies in the ARM Cortex-A8 and Intel Core i7 2.7 Fallacies and Pitfalls 	72 78 96 105 112 113

	2.8 2.9	Concluding Remarks: Looking Ahead Historical Perspective and References	129 131
		Case Studies and Exercises by Norman P. Jouppi, Naveen Muralimanohar, and Sheng Li	131
Chapter 3	Inst	ruction-Level Parallelism and Its Exploitation	
	3.11 3.12 3.13 3.14 3.15	Instruction-Level Parallelism: Concepts and Challenges Basic Compiler Techniques for Exposing ILP Reducing Branch Costs with Advanced Branch Prediction Overcoming Data Hazards with Dynamic Scheduling Dynamic Scheduling: Examples and the Algorithm Hardware-Based Speculation Exploiting ILP Using Multiple Issue and Static Scheduling Exploiting ILP Using Dynamic Scheduling, Multiple Issue, and Speculation Advanced Techniques for Instruction Delivery and Speculation Studies of the Limitations of ILP Cross-Cutting Issues: ILP Approaches and the Memory System Multithreading: Exploiting Thread-Level Parallelism to Improve Uniprocessor Throughput Putting It All Together: The Intel Core i7 and ARM Cortex-A8 Fallacies and Pitfalls Concluding Remarks: What's Ahead? Historical Perspective and References Case Studies and Exercises by Jason D. Bakos and Robert P. Colwell	148 156 162 167 176 183 192 197 202 213 221 223 233 241 245 247
Chapter 4	Data	a-Level Parallelism in Vector, SIMD, and GPU Architectures	;
	4.1 4.2 4.3 4.4 4.5 4.6 4.7 4.8 4.9 4.10	Introduction Vector Architecture SIMD Instruction Set Extensions for Multimedia Graphics Processing Units Detecting and Enhancing Loop-Level Parallelism Crosscutting Issues Putting It All Together: Mobile versus Server GPUs and Tesla versus Core i7 Fallacies and Pitfalls Concluding Remarks Historical Perspective and References Case Study and Exercises by Jason D. Bakos	262 264 282 288 315 322 323 330 332 334 334
Chapter 5	Thre	ead-Level Parallelism	
	5.1 5.2 5.3	Introduction Centralized Shared-Memory Architectures Performance of Symmetric Shared-Memory Multiprocessors	344 351 366

~			
Contents	200	XIII	

		Distributed Shared-Memory and Directory-Based Coherence Synchronization: The Basics Models of Memory Consistency: An Introduction Crosscutting Issues Putting It All Together: Multicore Processors and Their Performance Fallacies and Pitfalls Concluding Remarks Historical Perspectives and References Case Studies and Exercises by Amr Zaky and David A. Wood	378 386 392 395 400 405 409 412 412
Chapter 6		ehouse-Scale Computers to Exploit Request-Level and n-Level Parallelism	
	6.1 6.2 6.3 6.4 6.5 6.6 6.7 6.8 6.9 6.10	Introduction Programming Models and Workloads for Warehouse-Scale Computers Computer Architecture of Warehouse-Scale Computers Physical Infrastructure and Costs of Warehouse-Scale Computers Cloud Computing: The Return of Utility Computing Crosscutting Issues Putting It All Together: A Google Warehouse-Scale Computer Fallacies and Pitfalls Concluding Remarks Historical Perspectives and References Case Studies and Exercises by Parthasarathy Ranganathan	432 436 441 446 455 461 464 471 475 476
Appendix A	Insti	ruction Set Principles	
	A.1 A.2 A.3 A.4 A.5 A.6 A.7 A.8 A.9 A.10 A.11	Introduction Classifying Instruction Set Architectures Memory Addressing Type and Size of Operands Operations in the Instruction Set Instructions for Control Flow Encoding an Instruction Set Crosscutting Issues: The Role of Compilers Putting It All Together: The MIPS Architecture Fallacies and Pitfalls Concluding Remarks Historical Perspective and References Exercises by Gregory D. Peterson	A-24 A-13 A-14 A-16 A-21 A-24 A-32 A-45 A-47
Appendix B	Revi	iew of Memory Hierarchy	
	B.1 B.2 B.3	Introduction Cache Performance Six Basic Cache Optimizations	B-2 B-16 B-22

	 B.4 Virtual Memory B.5 Protection and Examples of Virtual Memory B.6 Fallacies and Pitfalls B.7 Concluding Remarks B.8 Historical Perspective and References Exercises by Amr Zaky 	B-40 B-49 B-57 B-59 B-59
Appendix C	Pipelining: Basic and Intermediate Concepts	
	 C.1 Introduction C.2 The Major Hurdle of Pipelining—Pipeline Hazards C.3 How Is Pipelining Implemented? C.4 What Makes Pipelining Hard to Implement? C.5 Extending the MIPS Pipeline to Handle Multicycle Operations C.6 Putting It All Together: The MIPS R4000 Pipeline C.7 Crosscutting Issues C.8 Fallacies and Pitfalls C.9 Concluding Remarks C.10 Historical Perspective and References Updated Exercises by Diana Franklin 	C-2 C-11 C-30 C-43 C-51 C-61 C-70 C-80 C-81 C-81
	Online Appendices	
Appendix D	Storage Systems	
Appendix E	Embedded Systems By Thomas M. Conte	
Appendix F	Interconnection Networks	
	Revised by Timothy M. Pinkston and José Duato	
Appendix G	Vector Processors in More Depth <i>Revised by Krste Asanovic</i>	
Appendix H Appendix I Appendix J	Hardware and Software for VLIW and EPIC Large-Scale Multiprocessors and Scientific Applications Computer Arithmetic by David Goldberg	
Appendix K	Survey of Instruction Set Architectures	
Appendix L	Historical Perspectives and References	
	Peferences	D_1

1-1

Index