
Contents

Preface	xv
1 Introduction to Embedded Systems	1
1.1 What Is an Embedded System?	1
1.2 What Is the Embedded Hardware?	4
1.3 Everyday Examples of Embedded Hardware	5
1.4 Embedded System Design Process: The Hardware Perspective	5
1.5 Summary	11
1.6 References	11
2 Real Machines: Architecture Examples	13
2.1 Microchip PIC32 Micro Controller Unit (MCU)	14
2.2 PIC32 Architecture Overview	15
2.3 PIC32 Programming Model	15
2.3.1 PIC32 CPU Instruction Formats	15
2.3.2 PIC32 CPU Registers	16
2.3.3 PIC32 CPU Modes of Operation	17
2.3.4 PIC32 Virtual Address Map	20
2.4 Atmel AVR32 Micro Controller Unit	21
2.5 AVR32 Architecture Overview: Feature Summary	22
2.5.1 Microarchitectures	23
2.6 AVR32 Programming Model	24
2.6.1 AVR32 CPU Instruction Formats ...	25
2.6.2 AVR32 CPU Registers	25
2.6.3 AVR32 CPU Modes of Operation ...	25
2.6.4 AVR32 Virtual Memory Space Map ...	25
2.7 Freescale Semiconductor's M68K Microprocessor	27
2.7.1 Memory Organization	29
2.8 M68K Architecture Overview	31
2.9 M68K Programming Model	31
2.9.1 M68K CPU Instruction Formats	31
2.9.2 M68K CPU Registers and CPU Modes of Operation	31
2.10 Summary	33
2.11 References and Further Reading	34

Contents

3	Embedded Hardware	35
3.1	Embedded Hardware Building	
	Block Selection	35
3.2	What Are Block Diagrams?	36
3.3	What Are Schematics?	38
3.4	Summary of Differences between	
	Block Diagrams and Schematics	39
3.5	Differences between Microcontrollers	
	and Microprocessors	40
3.6	A Handful of Very Popular	
	Microprocessors	41
3.7	A Couple of Very Popular	
	Microcontrollers	45
3.8	Von Neumann and Harvard	
	Architectures	49
3.9	Complex Instruction Set Computers	
	(CISCs)	50
3.10	Reduced Instruction Set Computers	
	(RISCs)	51
3.11	Microprocessor and Microcontroller	
	Selection	51
3.12	Summary	52
3.13	References and Further Reading	53
4	Memories	55
4.1	Main Memories	55
4.2	Cache Memories	56
	4.2.1 Cache Details	56
	4.2.2 Cache Fundamental Questions	58
4.3	Memory Devices	69
4.4	Random Access Memory (RAM)	69
4.5	Dynamic RAM (DRAM)	73
	4.5.1 Asynchronous DRAM Operation	
	and Timing	75
4.6	Dual Data Rate DRAM and Next	
	Generations	77
	4.6.1 DDR Commands	79
	4.6.2 CAS Latency and Read	
	Command	80
	4.6.3 Write Burst Command	80
	4.6.4 Subsequent DDR Generations:	
	DDR2 and DDR3	83
4.7	Summary	84
4.8	References and Further Reading	84

5	Memory Address Decoding	85
5.1	Introduction	85
5.2	Address Decoding	92
5.2.1	How to Connect Address Lines	93
5.3	Summary	97
5.4	References and Further Reading	99
6	Read-Only Memories and Other Related Devices	101
6.1	Read-Only Memory (ROM)	101
6.2	Mask ROM	101
6.3	PROM, EPROM, and EEPROM	105
6.4	Programmable Logic Devices: PALs and PLAs	106
6.5	Flash Memories	108
6.5.1	NAND Flash Technology	110
6.5.2	Differences between NOR and NAND Flash Cells	111
6.6	A Word about Component Selection	111
6.7	Summary	112
6.8	References and Further Reading	113
7	Input and Output Ports	115
7.1	Elements of Input and Output Ports Interfacing	115
7.1.1	Read Operation	115
7.1.2	Write Operation	117
7.2	Interfacing Switches and Debouncing	117
7.3	Parallel Output Port	121
7.4	Bidirectional Input and Output Port	123
7.5	Interrupts	125
7.5.1	Supervisor and User Modes	127
7.5.2	Exception Processing	127
7.6	An Interrupt Controller Design Example: Its I/O Interface	130
7.7	Summary	132
7.8	References and Further Reading	133
8	Data Acquisition Components: Analog-to-Digital and Digital-to-Analog Converters	135
8.1	Introduction	135
8.2	The Analog-to-Digital Converter as a Circuit Element	136
8.2.1	Real ADC Most Common Errors	138

Contents

8.3	The Digital-to-Analog Converter as a Circuit Element	143
8.3.1	Real DAC Most Common Errors	144
8.4	Sampling Theorem and Minimum Sampling Frequency	146
8.4.1	Transforms	146
8.4.2	The Sampling Theorem	149
8.4.3	The Sampling Theorem and Aliasing Effects	150
8.5	Antialiasing and Reconstruction Filters	153
8.6	Data Acquisition Design Example	154
8.6.1	Sample-and-Hold Amplifier	156
8.7	Summary	159
8.8	References and Further Reading	159
9	Interfacing to External Devices	161
9.1	Introduction to Network Interfacing	161
9.2	The Asynchronous Serial Interface and RS-232C Standard	163
9.3	The Synchronous Serial Interface and RS-422/RS-485	166
9.3.1	RS-422 and RS-485 Electrical Standards	167
9.3.2	Topologies: Point-to-Point, Multidrop, and Multipoint	169
9.4	The I ² C Two-Wire Serial Interface	175
9.4.1	Some I ² C Bus Concepts	176
9.4.2	START and STOP Conditions	177
9.4.3	Serial Bus Transactions: Single-Byte Data Write	178
9.4.4	Single-Byte Data Read	179
9.4.5	Multibyte Data Write	181
9.4.6	Multibyte Data Read	182
9.5	The Universal Serial Bus (USB)	183
9.5.1	USB Bus Topology	184
9.5.2	Physical and Electrical Characteristics	184
9.6	Summary	189
9.7	References and Further Reading	189
10	Transmission Line Basics	191
10.1	What Is a Transmission Line?	191
10.2	Some Common Transmission Lines	197
10.2.1	Transmission Line Interconnect Types	198

10.3	Transmission Line Electrical Parameters	202
10.4	Unmatched Transmission Line Responses	204
10.5	Terminated Transmission Line Responses	209
10.6	Time-Domain Reflectometers (TDRs)	209
10.7	Measurements and Eye Patterns	211
10.8	Summary	212
10.9	References and Further Reading	212
11	Logic Families of Integrated Circuits and Their Signaling Characteristics	213
11.1	TTL Gate Output Implementations	214
11.1.1	Totem Pole Outputs	214
11.1.2	TTL Open Collector and Open Drain Outputs	216
11.1.3	Tristate Outputs	217
11.2	Three Pillars of Digital Technology	219
11.3	Transistor-Transistor Logic (TTL) and I/O Levels	220
11.4	Complementary Metal-Oxide Semiconductor (CMOS) and I/O Levels	222
11.4.1	CMOS Logic Levels	224
11.4.2	CMOS Logic Examples	225
11.5	Emitter Coupled Logic (ECL) and I/O Levels	230
11.6	ECL Termination Schemes	239
11.7	Bipolar and CMOS (BiCMOS) I/O Levels	239
11.7.1	Some BiCMOS Technology Components	243
11.8	Summary	245
11.9	References and Further Reading	247
12	The Printed-Circuit Board (PCB)	249
12.1	What Is a PCB?	249
12.2	Single- and Double-Layer Boards	249
12.3	Multilayer Boards	250
12.4	PCB Interconnects: Traces	252
12.4.1	Microstrips	252
12.4.2	Strip Lines	254
12.4.3	Differential Traces	256
12.5	Stack-up Design	259
12.6	Some Commonly Used Materials	262

Contents

12.7	General Placement and Routing	
	Guidelines for High-Speed Designs	265
12.7.1	Placement	265
12.7.2	Routing	265
12.8	Summary	270
12.9	References and Further Reading	270
13	Programmable Logic Devices	271
13.1	Complex Programmable Logic Devices (CPLDs)	273
13.1.1	Xilinx CoolRunner-II™ CPLD Architecture	274
13.1.2	Xilinx CoolRunner-II CPLD Input-Output (I/O) Block Architecture	275
13.2	Field-Programmable Gate Arrays (FPGAs)	276
13.2.1	Configurable Logic Block	278
13.2.2	Input-Output Block	278
13.2.3	Programmable Routing Matrix	280
13.3	Summary	281
13.4	References and Further Reading	282
14	Test Equipment: Oscilloscopes and Logic Analyzers	283
14.1	Oscilloscopes	283
14.2	Real-Time Sampling Oscilloscopes	284
14.3	Equivalent Time Sampling Oscilloscopes	286
14.4	Logic Analyzer (LA)	287
14.4.1	LA Operation and Mode Selection	288
14.4.2	LA Triggering Capabilities	289
14.4.3	LA Features	290
14.5	Other Basic Test Equipment	291
14.6	Summary	291
14.7	References and Further Reading	291
	Index	293