

# Contents

Preface	xxix
Paths through Computer Architecture	xix

## PART I THE BEGINNING

<b>1 Computer Systems Architecture</b>	<b>6</b>
Where We're At	7
<b>1.1 What is Computer Systems Architecture?</b>	<b>9</b>
What is a Computer?	11
<b>1.2 Architecture and Organization</b>	<b>14</b>
1.2.1 Computer Systems and Technology	17
1.2.2 The Role of Computer Architecture in Computer Science	19
<b>1.3 Development of Computers</b>	<b>21</b>
1.3.1 Mechanical Computers	21
1.3.2 Electromechanical Computers	24
1.3.3 Early Electronic Computers	24
1.3.4 Minicomputers and the PC Revolution	25
1.3.5 Moore's Law and the March of Progress	25
1.3.6 The March of Memory Technology	26
1.3.7 Ubiquitous Computing	27
1.3.8 Multimedia Computers	28
<b>1.4 The Stored Program Computer</b>	<b>28</b>
1.4.1 The Problem	29
1.4.2 The Solution	29
1.4.3 Constructing an Algorithm	31
1.4.4 What Does a Computer Need to Solve a Problem?	32
1.4.5 The Memory	34
<b>1.5 The Stored Program Concept</b>	<b>37</b>
Two Address Instructions	39
One Address Instructions	40
Computer Categories	40
<b>1.6 Overview of the Computer System</b>	<b>41</b>
1.6.1 The Memory Hierarchy	41
1.6.2 The Bus	43
<b>1.7 Modern Computing</b>	<b>45</b>
Summary	46
Problems	46
<b>2 Computer Arithmetic and Digital Logic</b>	<b>48</b>
<b>2.1 What is Data?</b>	<b>50</b>
2.1.1 The Bit and Byte	50
2.1.2 Bit Patterns	51
Representing Information	51

<b>2.2</b>	<b>Numbers</b>	<b>55</b>
2.2.1	Positional Notation	56
<b>2.3</b>	<b>Binary Arithmetic</b>	<b>57</b>
<b>2.4</b>	<b>Signed Integers</b>	<b>59</b>
2.4.1	Sign and Magnitude Representation	60
2.4.2	Two's Complement Arithmetic	60
	Calculating Two's Complement Values	61
	Properties of Two's Complement Numbers	62
	Arithmetic Overflow	62
<b>2.5</b>	<b>Introduction to Multiplication and Division</b>	<b>63</b>
2.5.1	Shifting Operations	63
2.5.2	Unsigned Binary Multiplication	64
2.5.3	High-speed Multiplication	64
	Booth's Algorithm	66
2.5.4	Division	67
	Restoring Division	68
	Non-Restoring Division	70
<b>2.6</b>	<b>Floating-Point Numbers</b>	<b>71</b>
	Normalization of Floating-Point Numbers	72
	Biased Exponents	72
2.6.1	IEEE Floating-Point Numbers	72
	IEEE Floating-Point Format	73
	Characteristics of IEEE Floating-Point Numbers	75
<b>2.7</b>	<b>Floating-Point Arithmetic</b>	<b>77</b>
	Rounding and Truncation Errors	78
<b>2.8</b>	<b>Floating-Point Arithmetic and the Programmer</b>	<b>79</b>
2.8.1	Error Propagation in Floating-Point Arithmetic	81
2.8.2	Generating Mathematical Functions	81
	Using Functions to Generate New Functions	83
<b>2.9</b>	<b>Computer Logic</b>	<b>84</b>
2.9.1	Digital Systems and Gates	86
2.9.2	Gates	86
	Fundamental Gates	87
	The AND Gate	87
	The OR Gate	87
	The Inverter	88
	Derived Gates—the NOR (Not OR), NAND (Not AND), and Exclusive OR	89
2.9.3	Basic Circuits	91
	The Half Adder and Full Adder	93
	The Decoder	97
	The Multiplexer	97
	The Voting Circuit	98
	The Prioritizer	100
<b>2.10</b>	<b>Sequential Circuits</b>	<b>101</b>
2.10.1	Latches	102
	Clocked RS Flip-flops	104
	D Flip-flop	105
	The JK Flip-Flop	108
2.10.2	Registers	109
	Shift Register	110
	Left-Shift Register	111

2.10.3 Asynchronous Counters	113
Using a Counter to Create a Sequencer	114
2.10.4 Sequential Circuits	115
<b>2.11 Buses and Tristate Gates</b>	<b>118</b>
Registers, Buses, and Functional Units	120
<b>Summary</b>	<b>122</b>
<b>Problems</b>	<b>123</b>

## PART II INSTRUCTION SET ARCHITECTURES



<b>3 Architecture and Organization</b>	<b>130</b>
<b>3.1 Introduction to the Stored Program Machine</b>	<b>130</b>
3.1.1 Extending the Processor: Dealing with Constants	136
3.1.2 Extending the Processor: Flow Control	139
Status Information	141
Example of a Branch Instruction	142
<b>3.2 The Components of an ISA</b>	<b>146</b>
3.2.1 Registers	146
General-Purpose Versus Special-Purpose Registers	147
3.2.2 Addressing Modes—an Overview	149
Memory and Register Addressing	151
3.2.3 Instruction Formats	151
3.2.4 Op-codes and Instructions	152
Two Address Machines	153
One Address Machines	153
Zero Address Machines	153
One-and-a-Half Address Machines	154
<b>3.3 ARM Instruction Set Architecture</b>	<b>155</b>
3.3.1 ARM's Register Set	156
3.3.2 ARM's Instruction Set	156
<b>3.4 ARM Assembly Language</b>	<b>157</b>
3.4.1 Structure of an ARM Program	158
3.4.2 The Assembler – Practical Considerations	161
3.4.3 Pseudoinstructions	164
<b>3.5 ARM Data-processing Instructions</b>	<b>167</b>
3.5.1 Arithmetic Instructions	167
Addition and Subtraction	167
Negation	168
Comparison	168
Multiplication	169
Division	170
3.5.2 Bitwise Logical Operations	170
3.5.3 Shift Operations	171
Arithmetic Shift	173
Rotate	173
Implementing a Shift Operation on the ARM	173
3.5.4 Instruction Encoding—An Insight Into the ARM's Architecture	175
<b>3.6 ARM's Flow Control Instructions</b>	<b>176</b>
3.6.1 Unconditional Branch	176
3.6.2 Conditional Branch	177

3.6.3	Compare and Test Instructions	178
3.6.4	Branching and Loop Constructs	178
	The FOR Loop	178
	The WHILE Loop	178
	The UNTIL loop	179
	Combination Loop	179
3.6.5	Conditional Execution	179
<b>3.7</b>	<b>ARM Addressing Modes</b>	<b>181</b>
3.7.1	Literal Addressing	182
	ARM's Way	183
3.7.2	Register Indirect Addressing	184
3.7.3	Register Indirect Addressing with an Offset	187
3.7.4	ARM's Autoindexing Pre-indexed Addressing Mode	190
3.7.5	ARM's Autoindexing Post-Indexing Mode	191
3.7.6	Program Counter Relative (PC-Relative) Addressing	192
3.7.7	ARM's Load and Store Encoding	193
<b>3.8</b>	<b>Subroutine Call and Return</b>	<b>194</b>
3.8.1	ARM Support for Subroutines	196
3.8.2	Conditional Subroutine Calls	197
<b>3.9</b>	<b>Intermission: Examples of ARM Code</b>	<b>198</b>
3.9.1	Extracting the Absolute Value	198
3.9.2	Byte Manipulation and Concatenation	198
3.9.3	Byte Reversal	199
3.9.4	Multiplication by $2^n - 1$ or $2^n + 1$	200
3.9.5	The Use of Multiple Conditions	200
3.9.6	With Just One Instruction...	200
3.9.7	Implementing Multiple Selection	201
3.9.8	Simple Bit-Level Logical Operations	201
3.9.9	Hexadecimal Character Conversion	201
3.9.10	Character Output in Hexadecimal	202
3.9.11	To Print a Banner	202
<b>3.10</b>	<b>Subroutines and the Stack</b>	<b>203</b>
3.10.1	Subroutine Call and Return	205
3.10.2	Nested Subroutines	206
3.10.3	Leaf Routines	207
<b>3.11</b>	<b>Data Size and Arrangement</b>	<b>209</b>
3.11.1	Data Organization and Endianism	209
3.11.2	Data Organization and the ARM	211
3.11.3	Block Move Instructions	216
	Block Moves and Stack Operations	217
	Applications of Block Move Instructions	219
<b>3.12</b>	<b>Consolidation—Putting Things Together</b>	<b>220</b>
	Four-Function Calculator Program	220
<b>Summary</b>		<b>223</b>
<b>Problems</b>		<b>224</b>
<b>4</b>	<b>Instruction Set Architectures—Breadth and Depth</b>	<b>228</b>
	Historical Background	230

---

<b>4.1 The Stack and Data Storage</b>	<b>231</b>
4.1.1 Storage and the Stack	232
The Stack Frame and Local Variables	234
Example of an ARM Processor Stack Frame	237
4.1.2 Passing Parameters via the Stack	239
Pointers and C	242
Functions and Parameters	243
Pass-by-Reference	246
Using Recursion	248
<b>4.2 Privileged Modes and Exceptions</b>	<b>251</b>
<b>4.3 MIPS: Another RISC</b>	<b>254</b>
MIPS Instruction Format	255
Conditional Branches	256
4.3.1 MIPS Data Processing Instructions	257
Flow Control	258
MIPS Example	259
Other Loads and Stores	259
MIPS and the ARM Processor	259
<b>4.4 Data Processing and Data Movement</b>	<b>260</b>
4.4.1 Indivisible Exchange Instructions	263
4.4.2 Double-Precision Shifting	264
4.4.3 Pack and Unpack Instructions	265
4.4.4 Bounds Testing	266
4.4.5 Bit Field Data	268
4.4.6 Mechanizing the Loop	272
<b>4.5 Memory Indirect Addressing</b>	<b>273</b>
Using Memory Indirect Addressing to Implement a switch Construct	277
Using Memory Indirect Addressing to Access Records	280
<b>4.6 Compressed Code, RISC, Thumb, and MIPS16</b>	<b>282</b>
4.6.1 Thumb ISA	282
Design Decisions	283
4.6.2 MIPS16	287
<b>4.7 Variable-Length Instructions</b>	<b>288</b>
Decoding Variable-Length Instructions	292
<b>Summary</b>	<b>294</b>
<b>Problems</b>	<b>294</b>
<b>5 Computer Architecture and Multimedia</b>	<b>298</b>
<b>5.1 Applications of High-Performance Computing</b>	<b>299</b>
Computer Graphics	301
5.1.1 Operations On Images	303
Noise Filtering	303
Contrast Enhancement	303
Edge Enhancement	304
Lossy Compression	305
JPEG	305
MPEG	308
MP3	308

Digital Signal Processing	309
DSP Architectures	312
The SHARC Family of Digital Signal Processors	312
<b>5.2 Multimedia Influences—Reinventing the CISC</b>	<b>314</b>
Architectural Progress	315
<b>5.3 Introduction to SIMD Processing</b>	<b>318</b>
Packed Operations	319
Saturating Arithmetic	321
Packed Shifting	323
Packed Multiplication	323
Parallel Comparison	324
Packing and Unpacking	325
Coexisting with Floating-Point	326
5.3.1 Applications of SIMD Technology	328
Chroma Keying	328
Fade In and Out	330
Clipping	332
<b>5.4 Streaming Extensions and the Development of SIMD Technology</b>	<b>333</b>
5.4.1 Floating-point Software Extensions	336
5.4.2 Intel's Third Layer of Multimedia Extensions	338
5.4.3 Intel's SSE3 and SSE4 Instructions	338
5.4.4 ARM Family Multimedia Instructions	340
<b>Summary</b>	<b>342</b>
<b>Problems</b>	<b>343</b>



---

## PART III ORGANIZATION AND EFFICIENCY

<b>6 Performance—Meaning and Metrics</b>	<b>348</b>
<b>6.1 Progress and Computer Technology</b>	<b>351</b>
Moore's Law	351
Semiconductor Progress	352
Memory Progress	354
<b>6.2 The Performance of a Computer</b>	<b>356</b>
<b>6.3 Computer Metrics</b>	<b>358</b>
6.3.1 Terminology	359
Efficiency	359
Throughput	360
Latency	360
Relative Performance	360
Time and Rate	361
6.3.2 Clock Rate	361
The Clock and the Consumer	365
6.3.3 MIPS	365
Instruction Cycles and MIPS	367
6.3.4 MFLOPS	369
<b>6.4 Amdahl's Law</b>	<b>371</b>
Examples of the Use of Amdahl's Law	372
<b>6.5 Benchmarks</b>	<b>374</b>
LINPACK and LAPACK	374

---

Oracle Applications Standard Benchmark	375
PC Benchmarks	376
Comparison of High-Performance Processors	376
PCMARCH A Commercial Benchmark for PCs	378
<b>6.6 SPEC</b>	<b>382</b>
SPEC Methodology	384
The SPEC CPU2006 Benchmarks	386
SPEC and Power	389
<b>6.7 Averaging Metrics</b>	<b>391</b>
Geometric Mean	392
Harmonic Mean	393
Weighted Means	394
<b>Summary</b>	<b>394</b>
<b>Problems</b>	<b>395</b>
<b>7 Processor Control</b>	<b>398</b>
<b>7.1 The Generic Digital Processor</b>	<b>401</b>
7.1.1 The Microprogram	404
Modifying the Processor Organization	406
7.1.2 Generating the Microoperations	410
<b>7.2 RISC Organization</b>	<b>414</b>
7.2.1 The Register-to-register Data Path	416
Load and Store Operations	417
Jump and Branch Operations	418
7.2.2 Controlling the Single-cycle	
Flow-through Computer	419
Execution Time	422
<b>7.3 Introduction to Pipelining</b>	<b>423</b>
7.3.1 Speedup Ratio	427
7.3.2 Implementing Pipelining	427
From PC to Operands	429
Implementing Branch and Literal Operations	430
7.3.3 Hazards	434
Delayed Branch	436
Data Hazards	437
<b>7.4 Branches and the Branch Penalty</b>	<b>442</b>
7.4.1 Branch Direction	443
7.4.2 The Effect of a Branch on	
the Pipeline	444
7.4.3 The Cost of Branches	445
7.4.4 The Delayed Branch	448
<b>7.5 Branch Prediction</b>	<b>451</b>
Static and Dynamic Branch Prediction	453
<b>7.6 Dynamic Branch Prediction</b>	<b>454</b>
7.6.1 Branch Target Buffer	456
7.6.2 Two-Level Branch Prediction	459
Combining Instruction Addresses	
and Branch History	463
<b>Summary</b>	<b>464</b>
<b>Problems</b>	<b>465</b>

<b>8 Beyond RISC: Superscalar, VLIW, and Itanium</b>	<b>472</b>
Overview of Chapter 8	473
<b>8.1 Superscalar Architecture</b>	<b>473</b>
In-Order and Out-of-Order Execution	479
8.1.1 Instruction Level Parallelism (ILP)	482
Data Dependencies and Register Renaming	484
8.1.2 Superscalar Instruction Issue	486
Control Dependencies	488
Examples of Superscalar Processors	490
The Alpha	490
The Pentium	492
8.1.3 VLIW Processors	499
Interrupts and Superscalar Processing	502
<b>8.2 Binary Translation</b>	<b>504</b>
The IA-32 code	505
8.2.1 The Transmeta Crusoe	506
<b>8.3 EPIC Architecture</b>	<b>510</b>
8.3.1 Itanium Overview	512
IA64 Assembler Conventions	514
8.3.2 The Itanium Register Set	515
The Not a Thing Bit	517
Predicate and Branch Registers	517
Other Itanium Registers	518
8.3.3 IA64 Instruction Format	518
8.3.4 IA64 Instructions and Addressing Modes	519
Addressing Modes	523
8.3.5 Instructions, Bundles, and Breaks	524
IA64 Bundles, STOPs, and Assembly Language Notation	527
8.3.6 Itanium Organization	529
The McKinley—The Itanium 2	531
The Itanium 9300 Tukwila Processor	532
The Itanium Poulson Processor	532
Is the IA64 a VLIW Processor?	532
8.3.7 Predication	532
Compare Instructions in Detail	534
Preventing False Data Dependency in Predicated Computing	537
Branch Syntax	538
8.3.8 Memory Access and Speculation	539
Control Speculation	540
The Advanced Load	541
8.3.9 The IA64 and Software Pipelining	543
Registers and Function Calls	548
<b>Summary</b>	<b>549</b>
<b>Problems</b>	<b>549</b>



---

**PART IV THE SYSTEM**

<b>9 Cache Memory and Virtual Memory</b>	<b>554</b>
Memory Hierarchy	554

---

<b>9.1</b>	<b>Introduction to Cache Memory</b>	<b>558</b>
9.1.1	Structure of Cache Memory	560
	Principle of Locality of Reference	560
<b>9.2</b>	<b>Performance of Cache Memory</b>	<b>561</b>
<b>9.3</b>	<b>Cache Organization</b>	<b>565</b>
9.3.1	Fully Associative Mapped Cache	566
	Associative Memory	569
9.3.2	Direct-Mapped Cache	570
9.3.3	Set-Associative Cache	574
9.3.4	Pseudo-Associative, Victim, Annex, and Trace Caches	579
<b>9.4</b>	<b>Considerations in Cache Design</b>	<b>581</b>
9.4.1	Physical versus Logical Cache	581
9.4.2	Cache Electronics	582
9.4.3	Cache Coherency	582
9.4.4	Line Size	583
9.4.5	Fetch Policy	585
9.4.6	Multi-Level Cache Memory	586
9.4.7	Instruction and Data Caches	587
9.4.8	Writing to Cache	589
<b>9.5</b>	<b>Virtual Memory and Memory Management</b>	<b>592</b>
9.5.1	Memory Management	592
9.5.2	Virtual Memory	595
	Memory Management and Multitasking	595
	Address Translation	596
	Two-Level Tables	598
	<b>Summary</b>	<b>601</b>
	<b>Problems</b>	<b>602</b>
<b>10</b>	<b>Main Memory</b>	<b>606</b>
<b>10.1</b>	<b>Introduction</b>	<b>606</b>
10.1.1	Principles and Parameters of Memory Systems	608
	Random Access and Sequential Access Memory	608
	Volatile and Nonvolatile Memory	609
	Read/Write and Read-Only Memory	609
	Static and Dynamic Memory	609
	Memory Parameters	610
10.1.2	Memory Hierarchy	611
<b>10.2</b>	<b>Primary Memory</b>	<b>612</b>
10.2.1	Static RAM	612
	The Static RAM Memory System	615
	The Write Cycle	617
	Byte/Word Control	618
	Address Decoding	620
10.2.2	Interleaved Memory	622
<b>10.3</b>	<b>DRAM</b>	<b>623</b>
10.3.1	DRAM Timing	627
	Write-Cycle Timing	630

10.3.2	Developments in DRAM Technology	631
SDRAM		632
DDR DRAM		634
DDR2 and DDR3 DRAM		634
DDR4		636
<b>10.4 The Read-Only Memory Family</b>		<b>637</b>
10.4.1	The EPROM Family	638
The EEPROM		639
Flash Memory		639
Multi-Level Flash Technology		640
NAND and NOR Flash		641
Wear Leveling in Flash Memories		643
<b>10.5 New and Emerging Nonvolatile Technologies</b>		<b>646</b>
10.5.1	Ferroelectric Hysteresis	648
10.5.2	MRAM—Magnetoresistive Random Access Memory	651
10.5.3	Ovonic Memory	652
<b>Summary</b>		<b>654</b>
<b>Problems</b>		<b>654</b>
<b>11 Secondary Storage</b>		<b>658</b>
<b>11.1 Magnetic Disk Drives</b>		<b>659</b>
<b>11.2 Magnetism and Data Storage</b>		<b>660</b>
11.2.1	The Read/Write Head	662
The Recording Process		663
11.2.2	Limits to Magnetic Recording Density	664
11.2.3	Principles of Data Recording on Disk	666
Platter Technology		670
The GMR Head—A Giant Step in Read-Head Technology		671
Pixie Dust		672
The Optically Assisted Head		673
<b>11.3 Data Organization on Disk</b>		<b>674</b>
11.3.1	Tracks and Sectors	676
Formatting a Disk		678
Interleaving		679
11.3.2	Disk Parameters and Performance	679
Accessing Sectors		682
The Internal Disk Cache		684
Transfer Rate		684
11.3.3	SMART Technology	684
Effect of Temperature on Disk Reliability		686
<b>11.4 Secure Memory and RAID Systems</b>		<b>688</b>
RAID Level 1		689
RAID Level 2 and Level 3		690
RAID Level 4 and Level 5		691
Failure of RAID 5—An Example		692
RAID Level 6		692
<b>11.5 Solid-State Disk Drives</b>		<b>693</b>
Special Features of SSDs		695
<b>11.6 Magnetic Tape</b>		<b>698</b>

---

<b>11.7 Optical Storage Technology</b>	<b>700</b>
11.7.1 Digital Audio	701
11.7.2 Reading Data from a CD	702
Disk Speed	705
The Optical Read-Head	706
Focusing and Tracking	706
Buffer Underrun	707
11.7.3 Low-Level Data Encoding	708
11.7.4 Recordable Disks	711
Re-Writable CDs	711
Magneto-Optical Storage	713
11.7.5 The DVD	714
Recordable DVDs	715
11.7.6 Blu-ray	715
<b>Summary</b>	<b>717</b>
<b>Problems</b>	<b>717</b>
<b>12 Input/Output</b>	<b>720</b>
<b>12.1 Fundamental Principles of I/O</b>	<b>721</b>
Memory-Mapped Peripherals	723
12.1.1 Peripheral Register Addressing Mechanisms	725
12.1.2 Peripheral Access and Bus Width	727
Preserving Order in I/O Operations	729
Side Effects	730
<b>12.2 Data Transfer</b>	<b>731</b>
12.2.1 Open-Loop Data Transfers	731
12.2.2 Closed-Loop Data Transfers	732
12.2.3 Buffering Data	733
The FIFO	734
<b>12.3 I/O Strategy</b>	<b>739</b>
12.3.1 Programmed I/O	739
12.3.2 Interrupt-driven I/O	740
Interrupt Processing	741
Nonmaskable Interrupts	742
Prioritized Interrupts	742
Nested Interrupts	743
Vectored Interrupts	745
Interrupt Timing	746
12.3.3 Direct Memory Access	749
<b>12.4 Performance of I/O Systems</b>	<b>751</b>
<b>12.5 The Bus</b>	<b>752</b>
12.5.1 Bus Structures and Topologies	753
12.5.2 The Structure of a Bus	755
The Data Bus	756
Bus Speed	756
The Address Bus	759
The Control Bus	760
<b>12.6 Arbitrating for the Bus</b>	<b>761</b>
12.6.1 Localized Arbitration and the VMEbus	763
Releasing the Bus	766

The Arbitration Process	766
VMEbus Arbitration Algorithms	767
12.6.2 Distributed Arbitration	768
NuBus Arbitration	768
<b>12.7 The PCI and PCIe Buses</b>	<b>772</b>
12.7.1 The PCI Bus	772
Data Transactions on the PCI Bus	776
12.7.2 The PCI Express Bus	781
PCIe Data Link Layer	784
12.7.3 CardBus, the PC Card, and ExpressCard	785
CardBus Cards	787
ExpressCard Cards	788
<b>12.8 The SCSI and SAS Interfaces</b>	<b>789</b>
SCSI Signals	790
SCSI Bus Transactions	792
SCSI Messages and Commands	792
<b>12.9 Serial Interface Buses</b>	<b>794</b>
12.9.1 The Ethernet	795
12.9.2 FireWire 1394 Serial Bus	797
Serial Bus Addressing	800
The Physical Layer	800
Arbitration	803
Initialization	804
The Link Layer	804
12.9.3 USB	805
USB – The First Two Generations	805
Electrical Characteristics	806
Physical Layer Data Transmission	808
Logical Layer	809
USB 3.0	811
<b>Summary</b>	<b>812</b>
<b>Problems</b>	<b>813</b>



---

**PART V PROCESSOR-LEVEL PARALLELISM**

<b>13 Processor-Level Parallelism</b>	<b>820</b>
Dimensions of Parallel Processing	822
A Brief History of Parallel Computing	823
<b>13.1 Why Parallel Processing?</b>	<b>825</b>
13.1.1 Power—The Final Frontier	826
<b>13.2 Performance Revisited</b>	<b>829</b>
Performance Measurement	831
<b>13.3 Flynn's Taxonomy and Multiprocessor Topologies</b>	<b>833</b>
<b>13.4 Multiprocessor Topologies</b>	<b>835</b>
<b>13.5 Memory in Multiprocessor Systems</b>	<b>842</b>
13.5.1 NUMA Architectures	842
13.5.2 Cache Coherency in Multiprocessor Systems	843
The MESI Protocol	844
False Sharing	847

<b>13.6 Multithreading</b>	<b>847</b>
<b>13.7 Multi-core Processors</b>	<b>851</b>
Homogeneous and Heterogeneous Processors	852
13.7.1 Homogeneous Multiprocessors	852
Intel Nehalem Multi-Core Processor	854
AMD Multi-Core Processors	854
ARM Cortex A9 Multi Core	856
IBM Power7	857
The GPU	858
13.7.2 Heterogeneous Multiprocessors	861
The Cell Architecture	861
13.7.3 Networks on a Chip	862
<b>13.8 Parallel Programming</b>	<b>865</b>
13.8.1 Parallel Processing and Programming	867
OpenMP	868
13.8.2 Message Passing Interface	870
13.8.3 Partitioned Global Address Space	871
13.8.4 Synchronization	872
The Spinlock	873
<b>Summary</b>	<b>874</b>
<b>Problems</b>	<b>874</b>
<b>Bibliography</b>	<b>876</b>
<b>Index</b>	<b>888</b>