

Table of Contents

Unit - 1	Introduction	(1 - 1) to (1 - 32)
1.1	Stages in Product Design	1 - 2
1.1.1	Market Survey	1 - 2
1.1.2	<i>Product Specifications</i>	1 - 2
1.1.3	R & D and Engineering Prototype	1 - 3
1.1.4	Pilot Production Batch	1 - 4
1.1.5	Environmental Testing	1 - 4
1.1.6	Documentation	1 - 5
1.1.7	Manufacturing	1 - 5
1.1.8	Product Approvals	1 - 5
1.2	Electronic Products Classifications	1 - 6
1.2.1	Consumer Products	1 - 6
1.2.2	Industrial Product	1 - 7
1.2.3	Military Product	1 - 7
1.2.4	<i>Comparison of Consumer, Industry and Military Product</i>	1 - 7
1.3	Reliability	1 - 8
1.3.1	Concept of Reliability	1 - 8
1.3.2	Definitions of Reliability	1 - 8
1.3.3	Importance of Reliability	1 - 9
1.3.4	Factors Affecting Reliability	1 - 9
1.3.5	Failures	1 - 9
1.3.6	Failure Rate (FR)	1 - 10
1.3.7	Mean Time To Failure (MTTF)	1 - 10
1.3.8	Mean Time To Repair (MTTR)	1 - 10

1.3.9 Mean Time Between Failures (MTBF)	1 - 10
1.3.10 Standard Relations	1 - 11
1.3.11 Reliability Described by Exponential Distribution	1 - 11
1.3.11.1 Series Systems	1 - 11
1.3.11.2 Parallel Systems	1 - 12
1.4 Bath-tub Curve	1 - 18
1.4.1 Reliability Assessment	1 - 20
1.4.2 Measures to Improve Reliability	1 - 22
1.5 Selection Criteria for Communication Systems	1 - 23
1.5.1 Shielding	1 - 24
1.5.1.1 Inductive Shielding	1 - 24
1.5.1.2 Capacitive Shielding	1 - 25
1.5.1.3 Electromagnetic Shielding	1 - 25
1.5.2 Shielding Effectiveness	1 - 26
1.5.2.1 Factors Affecting Shielding Effectiveness	1 - 26
1.6 Frequency Band Selection	1 - 27
1.6.1 Class of Service Considerations	1 - 28
1.6.2 Propagation Characteristics	1 - 28
1.6.3 Phenomena of Naturally Caused Interference	1 - 29
1.6.4 General Communications Service Characteristics	1 - 29
1.6.5 Design Considerations of an Air-Interface	1 - 31
1.6.6 Considerations for Frequency Selection for EMC	1 - 31
Review Questions	1 - 32

Unit - 2	Hardware Designs-Analog	(2 - 1) to (2 - 52)
-----------------	--------------------------------	----------------------------

2.1 Introduction	2 - 2
2.2 Analog Signal Conditioning	2 - 2
2.3 Guidelines for Analog Signal Conditioning Design	2 - 2
2.3.1 Categories of Signal Conditioning	2 - 4
2.3.1.1 Signal-Level and Bias Changes	2 - 4
2.3.1.2 Linearization	2 - 4

2.3.1.3 Conversion	2 - 5
2.3.1.4 Filtering and Impedance Matching	2 - 5
2.3.1.5 Concept of Loading	2 - 5
2.4 Factors Affecting Choice of Op-Amp.....	2 - 6
2.4.1 DC Applications	2 - 7
2.4.2 Low Frequency Applications	2 - 7
2.4.3 Wide-band Applications	2 - 8
2.4.4 Op-Amp Selection for Signal Conditioning	2 - 8
2.5 Wheatstone Bridge	2 - 9
2.5.1 Static Balance Mode	2 - 10
2.5.1.1 Features of Wheatstone Bridge	2 - 11
2.5.2 Dynamic Deflection Mode	2 - 12
2.5.3 Lead Wire Effects	2 - 14
2.6 Instrumentation Amplifier (IA)	2 - 15
2.6.1 Requirements of an IA	2 - 16
2.6.2 Need of High-Gain in Signal-Conditioning	2 - 16
2.6.3 Characteristics of IA	2 - 17
2.6.4 AD 522 (Instrumentation Amplifier)	2 - 17
2.7 ADC Specifications	2 - 21
2.7.1 ADC Selection Factors.	2 - 22
2.7.1.1 Resolution	2 - 22
2.7.1.2 Accuracy	2 - 23
2.7.1.3 Conversion Speed.	2 - 23
2.7.1.4 Power Requirement.	2 - 23
2.7.1.5 Voltage Reference	2 - 23
2.7.1.6 Interfacing	2 - 24
2.7.1.7 Cost, Size and Availability	2 - 25
2.7.1.8 Selecting the Right ADC for the Application	2 - 25
2.7.2 Comparison of Commercial Analog to Digital Converters	2 - 26
2.8 DAC Specifications	2 - 27

2.8.1 DAC Selection Factors	2 - 28
2.8.2 Comparison of Commercial DACs	2 - 34
2.9 Data Acquisition Systems (DAS).....	2 - 36
2.9.1 Data Acquisition	2 - 36
2.9.1.1 Raw Data Acquisition and Conversion	2 - 36
2.9.1.2 Transformation of Data	2 - 37
2.9.1.3 Data Display	2 - 37
2.9.2 Elements of Data Acquisition System / Multichannel DAS	2 - 37
2.9.3 Configuration of DAS	2 - 39
2.9.4 Single Channel DAS	2 - 39
2.9.5 Multichannel DAS	2 - 40
2.9.6 Objectives of DAS	2 - 41
2.9.7 Applications of DAS	2 - 41
2.9.8 Computer Based DAS	2 - 41
2.9.9 Design Guidelines for DAS	2 - 42
2.9.10 ADC IC MAX 11046	2 - 43
2.9.10.1 3-Phase Power Line Monitoring DAS using MAX 11046	2 - 45
2.10 Data Logger.....	2 - 46
2.10.1 Block Diagram of Data Logger	2 - 46
2.10.2 Input Scanner Requirements	2 - 48
2.10.3 Requirements of Data Logger	2 - 48
2.10.4 Applications of Data Logger	2 - 49
2.10.5 Comparison between DAS and Data Logger	2 - 49
2.11 Error Budget Analysis.....	2 - 50

Unit - 3	Hardware Designs - Digital	(3 - 1) to (3 - 62)
-----------------	-----------------------------------	----------------------------

3.1 Interfacing of LEDs.....	3 - 2
3.1.1 Interfacing of 7-Segment LEDs	3 - 3
3.1.2 Interfacing Multiple 7-Segment Display	3 - 6
3.2 LCD Interfacing with Microcontroller	3 - 9
3.3 Keyboard Interfacing with Microcontroller	3 - 12

3.4 Touch Screen Interfacing with Microcontroller	3 - 14
3.5 Microcontroller Architectures and Comparison	3 - 16
3.6 Selecting a Microcontroller Device	3 - 18
3.6.1 Technical Requirements.	3 - 18
3.6.2 Development Support Facilities.	3 - 20
3.6.3 Check-list for Selecting an MCU.	3 - 21
3.6.4 Manufacturers of Microcontrollers and other Hardware	3 - 23
3.7 Buses and Protocols for Electronic Products	3 - 24
3.7.1 I ² C Bus	3 - 25
3.7.1.1 I ² C Bus Interfacing.	3 - 25
3.7.1.2 Operation of I ² C Bus.	3 - 26
3.7.1.3 Features of I ² C Bus	3 - 27
3.7.1.4 Advantages of I ² C.	3 - 27
3.7.1.5 Disadvantages of I ² C.	3 - 27
3.7.1.6 Applications of I ² C.	3 - 27
3.7.2 SPI (Serial Peripheral Interface)	3 - 27
3.7.2.1 Features of SPI.	3 - 29
3.7.2.2 Advantages of SPI Bus.	3 - 29
3.7.2.3 Disadvantages of SPI.	3 - 29
3.7.2.4 Applications of SPI Bus	3 - 29
3.7.2.5 Comparision of SPI and I ² C Bus	3 - 30
3.7.3 HART Protocols	3 - 30
3.7.3.1 HART Instruments	3 - 31
3.7.3.2 Frame Format	3 - 32
3.7.3.3 Operation	3 - 32
3.7.3.4 Features of HART.	3 - 33
3.7.3.5 Technical Specifications of HART	3 - 33
3.7.4 IEEE-488 Standard Bus	3 - 34
3.7.4.1 Bus Signals.	3 - 35
3.7.5 RS-232 C.	3 - 38
3.7.5.1 Specifications and Characteristics	3 - 39

3.7.5.2 RS-232 Signals	3 - 40
3.7.5.3 Pin-connections	3 - 42
3.7.5.4 RS-232 Specifications/Features	3 - 43
3.7.6 RS-485	3 - 44
3.7.6.1 Configuration	3 - 44
3.7.6.2 Specification of RS-485	3 - 45
3.7.6.3 Benefits of RS-485	3 - 46
3.7.6.4 Disadvantages of RS-485.	3 - 46
3.7.6.5 RS-232 verses RS-485	3 - 46
3.7.7 CAN (Controller Area Network) Bus	3 - 47
3.7.8 PROFIBUS (PROcess FIEld BUS).	3 - 48
3.7.9 VXI Bus	3 - 49
3.8 Temperature Scanner	3 - 50
3.8.1 Temperature Scanner using IC AD7817	3 - 50
Oral Questions	3 - 53
Review Questions	3 - 61

Unit - 4 Software Design and Testing for Electronic Product
(4 - 1) to (4 - 42)

4.1 Application Software Development	4 - 2
4.1.1 Application Software for Development of Electronic Product	4 - 2
4.1.2 Approaches for Developing Application Software	4 - 4
4.1.2.1 Top-Down Approach of Software Development	4 - 4
4.1.2.2 Bottom-Up Approach of Software Development	4 - 4
4.1.2.3 Modular Programming of Software Development	4 - 5
4.1.2.4 Water Fall Model	4 - 5
4.2 Assembly Language	4 - 7
4.2.1 Merits of Assembly Language	4 - 9
4.2.2 Drawbacks of Assembly Language.	4 - 9
4.3 High Level Language	4 - 10
4.3.1 Merits of High Level Language.	4 - 11

4.3.2 Drawbacks of High Level Language	4 - 12
4.3.3 Difference between Assembly Language and High Level Language.	4 - 12
4.4 Choosing a Language	4 - 12
4.4.1 Reasons for Choosing Assembly Language	4 - 13
4.4.2 Reasons for using High Level Languages.	4 - 14
4.4.3 Comparison of Assembly Language and Machine Language	4 - 15
4.5 Documentation Practice	4 - 16
4.5.1 Requirements of Software Documentation	4 - 17
4.5.2 Categories of Software Documentation	4 - 17
4.5.3 Document Structure	4 - 18
4.5.4 Document Preparation.	4 - 18
4.6 Debugging Tools and Techniques	4 - 20
4.6.1 The Ideal Debugging Process	4 - 20
4.6.2 Types of Bugs	4 - 21
4.6.3 Debugger	4 - 21
4.6.4 Debugging Tools	4 - 22
4.6.5 Debugging Techniques	4 - 23
4.6.6 Limitations of Debugger.	4 - 26
4.7 Simulators	4 - 26
4.7.1 Simulation Tools for Electronic Product	4 - 27
4.7.2 Universal Microprocessor Program Simulator (UMPS)	4 - 27
4.7.3 Advantages of Simulation	4 - 28
4.7.4 Disadvantages of Simulation	4 - 29
4.7.5 Comparison of Simulation and Prototype	4 - 29
4.8 Emulator	4 - 29
4.8.1 Types of Emulators	4 - 29
4.8.2 In Circuit Emulator (ICE)	4 - 30
4.8.3 Structure of Emulator	4 - 31
4.8.3.1 CPU Simulator	4 - 32
4.8.3.2 Memory Subsystem	4 - 33

4.8.3.3 I/O Emulator	4 - 34
4.9 Assembler	4 - 35
4.9.1 Making Assembly Language Programming Easier	4 - 35
4.9.2 Types of Assembler.	4 - 35
4.10 Software Testing and Evaluation	4 - 36
4.10.1 Criteria	4 - 37
4.10.2 Methods	4 - 37
4.10.2.1 Testing Methods	4 - 37
4.10.2.2 Evaluation Methods	4 - 38
4.10.3 Comparison of Testing and Evaluation	4 - 38
4.11 Hardware Test Programs	4 - 39
4.11.1 Power-On-Self-Test	4 - 39
4.11.2 Inquisitor	4 - 40
4.11.3 Hardware-in-the-Loop (HIL)	4 - 40
Review Questions	4 - 41

Unit - 5 PCB Design and EMI / EMC (5 - 1) to (5 - 56)

5.1 General Considerations for PCB Layout.....	5 - 2
5.1.1 Grounding and Ground Planes.	5 - 2
5.1.1.1 System "Star" Grounds	5 - 2
5.1.1.2 Board Ground / Local Grounds.	5 - 3
5.1.2 Power Planes and Power Distribution.	5 - 4
5.1.3 Analog Runs and Digital Runs	5 - 5
5.1.4 Differential Circuitry	5 - 5
5.1.5 Magnetically Induced Interference	5 - 7
5.1.6 Power Decoupling and Bypass Filtering for Programmable Devices	5 - 9
5.1.6.1 General Power and Ground Recommendations.	5 - 9
5.1.6.2 Decoupling Recommendations.	5 - 9
5.1.6.3 High Frequency Isolation.	5 - 10
5.1.7 Signal Conditioning.	5 - 11
5.2 PCB Layout Considerations	5 - 12

5.2.1 Component Mounting Considerations	5 - 12
5.2.2 Routing Signal Traces	5 - 13
5.2.2.1 Trace Density	5 - 13
5.2.2.2 Common Impedance	5 - 13
5.2.2.3 Distribute Signal and Return	5 - 14
5.2.2.4 Transmission Line Characteristics	5 - 14
5.2.2.5 Avoid Crosstalk	5 - 15
5.3 Study of IC Packages	5 - 16
5.3.1 Surface Mounting Package	5 - 16
5.3.2 Chip-Scale Packaging	5 - 16
5.3.3 Bare Die	5 - 17
5.3.4 Through-Hole Packages	5 - 17
5.3.5 Module Assemblies	5 - 17
5.4 Parasitic Elements in PCB due to Vias	5 - 17
5.4.1 Parasitic Capacitance	5 - 17
5.4.2 Parasitic Inductance	5 - 18
5.5 Parasitic Elements in PCB due to Traces	5 - 20
5.5.1 Parasitic Resistance	5 - 20
5.5.2 Parasitic Capacitance	5 - 21
5.5.3 Parasitic Inductance	5 - 22
5.5.4 Characteristics Impedance of Stripline and Microstrip	5 - 22
5.6 EMI / EMC Compliance Testing	5 - 23
5.6.1 EMI Sources	5 - 23
5.6.2 Effects of EMI	5 - 24
5.6.3 Conducted EMI	5 - 24
5.6.4 Radiated EMI	5 - 24
5.6.4.1 Comparison of Conducted EMI and Radiated EMI	5 - 26
5.6.5 EMI / EMC Test Set-up	5 - 27
5.6.5.1 Guidelines for EMI Tests	5 - 28
5.6.5.2 Test Procedures	5 - 29
5.6.5.3 Conducted Emission Test	5 - 30

5.6.5.4 Radiated Emission Test	5 - 31
5.6.5.5 Importance of Shielded Room	5 - 32
5.6.6 Statement of Compliance.	5 - 33
5.6.6.1 CE Mark	5 - 33
5.6.7 EMC Design Checklist	5 - 34
5.6.8 EMI-EMC Standards	5 - 36
5.7 High Speed and EMI / EMC Consideration in PCB Designs	5 - 37
5.7.1 High-Speed Board Designs	5 - 37
5.7.1.1 Power Filtering and Distribution	5 - 37
5.7.1.2 Transmission Line and Signal Routing	5 - 38
5.7.1.3 Clock Signal Routing.	5 - 39
5.7.1.4 Differential Signal Routing	5 - 39
5.7.1.5 Impedance Matching and Termination Schemes.	5 - 39
5.7.1.6 Cross-Talk	5 - 41
5.7.1.7 Ground Bounce Design Considerations.	5 - 42
5.7.2 EMI / EMC Considerations	5 - 43
5.7.2.1 Avoiding EMI.	5 - 44
5.7.2.2 PCB Layout Considerations	5 - 46
5.7.2.3 Decoupling, Bypassing and Filtering	5 - 47
5.7.2.4 Cables and Connectors	5 - 48
5.7.2.5 Grounding	5 - 49
5.7.3 Signal Integrity Issues.	5 - 49
5.7.3.1 Transmission Line Effects	5 - 50
5.7.3.2 Impedance Matching	5 - 50
5.7.3.3 Simultaneous Switching Effects	5 - 51
5.7.3.4 Crosstalk	5 - 51
5.7.3.5 Clock Noise	5 - 52
5.7.3.6 Decoupling of Chips.	5 - 52
5.8 Design Considerations for VLSI Circuits	5 - 52
Points to Remember	5 - 55

Unit - 6 Design Considerations of Communications Systems (6 - 1) to (6 - 32)

6.1 Line-of-Sight Considerations..... 6 - 3

6.2 Communication Link Design 6 - 5

 6.2.1 Sources of Signal Loss and Noise 6 - 6

 6.2.2 Path Profile 6 - 7

 6.2.3 Free Space Loss (FSL) 6 - 8

 6.2.3.1 Loss in Free Space 6 - 8

 6.2.4 Link Budget 6 - 9

 6.2.4.1 Receiver Sensitivity (Rx) 6 - 10

 6.2.4.2 EIRP (Effective Isotropic Radiated Power) 6 - 10

 6.2.4.3 Isotropic Receive Level (IRL) 6 - 11

 6.2.4.4 Receive Signal Level (RSL) 6 - 11

 6.2.4.5 Receiver Thermal Noise Threshold (P) 6 - 12

 6.2.4.6 IF Bandwidth. 6 - 13

 6.2.4.7 Carrier-to-Noise Ratio (Unfaded) 6 - 14

 6.2.4.8 Fade Margin and Link Availability 6 - 16

 6.2.4.9 Margin and SNR 6 - 17

 6.2.4.10 SINAD 6 - 17

 6.2.4.11 Complete Link Budgets 6 - 19

 6.2.5 Range Equations 6 - 19

 6.2.5.1 Received Signal Power as a Function of Frequency. 6 - 20

6.3 BER (Bit Error Rate)..... 6 - 21

 6.3.1 Importance of BER 6 - 21

 6.3.2 BER and E_b/N_0 6 - 23

 6.3.3 Factors affecting Bit Error Rate, BER. 6 - 23

6.4 Design of Communication System 6 - 24

 6.4.1 Timing Recovery 6 - 24

 6.4.2 Frequency Synthesis. 6 - 24

6.4.3 Equalizer	6 - 25
6.4.4 Phase Locked Loop (PLL)	6 - 26
6.4.4.1 PLL Parameters.	6 - 27
6.5 Phase Detector	6 - 28
6.5.1 Applications of PLL in Communication	6 - 30
6.6 Interleaver	6 - 31
Review Questions	6 - 33