

Contents

Preface	xix
List of Contributors	xxi
Acronyms	xxiii
PART ONE INTRODUCTION	1
1 The Nanoelectronics Roadmap	3
<i>James Hutchby</i>	
1.1 Introduction	3
1.2 Technology Scaling: Impact and Issues	4
1.3 Technology Scaling: Scaling Limits of Charge-based Devices	4
1.4 The International Technology Roadmap for Semiconductors	6
1.5 ITRS Emerging Research Devices International Technology Working Group	7
1.5.1 ERD Editorial Team	7
1.5.2 Vision and Mission	7
1.5.3 Scope	7
1.6 Guiding Performance Criteria	8
1.6.1 Nanoinformation Processing	8
1.6.2 Nanoelectronic Device Taxonomy	9
1.6.3 Fundamental Guiding Principles – “Beyond CMOS” Information Processing	10
1.6.4 Current Technology Requirements for CMOS Extension and Beyond CMOS Memory and Logic Technologies	11
1.7 Selection of Nanodevices as Technology Entries	13
1.8 Perspectives	13
References	14
2 What Constitutes a Nanoswitch? A Perspective	15
<i>Supriyo Datta, Vinh Quang Diep, and Behkish Behin-Aein</i>	
2.1 The Search for a Better Switch	15
2.2 Complementary Metal Oxide Semiconductor Switch: Why it Shows Gain	17
2.3 Switch Based on Magnetic Tunnel Junctions: Would it Show Gain?	20
2.3.1 Operation of an MTJ	20

2.3.2	<i>W–R Unit with Electrical Isolation</i>	21
2.3.3	<i>Does This W–R Unit Have Gain?</i>	22
2.4	Giant Spin Hall Effect: A Route to Gain	23
2.4.1	<i>Concatenability</i>	25
2.4.2	<i>Proof of Gain and Directionality</i>	26
2.5	Other Possibilities for Switches with Gain	27
2.5.1	<i>All-spin Logic</i>	28
2.6	What do Alternative Switches Have to Offer?	29
2.6.1	<i>Energy–Delay Product</i>	29
2.6.2	<i>Beyond Boolean Logic</i>	31
2.7	Perspective	32
2.8	Summary	32
	Acknowledgments	32
	References	33
 PART TWO NANOELECTRONIC MEMORIES		 35
3	Memory Technologies: Status and Perspectives	37
	<i>Victor V. Zhirnov and Matthew J. Marinella</i>	
3.1	Introduction: Baseline Memory Technologies	37
3.2	Essential Physics of Charge-based Memory	38
3.3	Dynamic Random Access Memory	39
3.3.1	<i>Total Energy Required to Create/Maintain the Content of a Memory Cell</i>	41
3.3.2	<i>DRAM Access Time (WRITE or READ)</i>	41
3.3.3	<i>Energy–Space–Time Compromise for DRAM</i>	42
3.4	Flash Memory	43
3.4.1	<i>Store</i>	46
3.4.2	<i>Write</i>	46
3.4.3	<i>Read</i>	47
3.4.4	<i>Energetics of Flash Memory</i>	47
3.5	Static Random Access Memory	49
3.5.1	<i>SRAM Access Time</i>	51
3.5.2	<i>SRAM Scaling</i>	51
3.6	Summary and Perspective	52
	Appendix: Memory Array Interconnects	52
	Acknowledgments	54
	References	54
 4	 Spin Transfer Torque Random Access Memory	 56
	<i>Jian-Ping Wang, Mahdi Jamali, Angeline Klemm, and Hao Meng</i>	
4.1	Chapter Overview	56
4.2	Spin Transfer Torque	57
4.2.1	<i>Background of Spin Transfer Torque</i>	57
4.2.2	<i>Experimental Observation of Spin Transfer Torque</i>	59

4.3	STT-RAM Operation	60
	4.3.1 <i>Design of STT-RAM Cells</i>	60
	4.3.2 <i>Key Parameters for Operation</i>	61
4.4	STT-RAM with Perpendicular Anisotropy	63
4.5	Stack and Material Engineering for J_c Reduction	66
	4.5.1 <i>Dual Pinned Structure</i>	66
	4.5.2 <i>Nanocurrent Channel Structure Design</i>	68
	4.5.3 <i>Electric Field Assisted Switching</i>	69
4.6	Ultra-Fast Switching of MTJs	71
4.7	Spin–Orbit Torques for Memory Application	72
4.8	Current Demonstrations for STT-RAM	73
4.9	Summary and Perspectives	73
	References	74
5	Phase Change Memory	78
	<i>Rakesh Jeyasingh, Ethan C. Ahn, S. Burc Eryilmaz, Scott Fong, and H.-S. Philip Wong</i>	
5.1	Introduction	78
5.2	Device Operation	79
5.3	Material Properties	80
	5.3.1 <i>Electrical and Phase Transformation Properties</i>	81
	5.3.2 <i>Thermal and Mechanical Properties</i>	86
5.4	Device and Material Scaling to the Nanometer Size	88
	5.4.1 <i>Materials Scaling Properties</i>	88
	5.4.2 <i>Device Scaling Properties</i>	91
5.5	Multi-Bit Operation and 3D Integration	93
	5.5.1 <i>Multiple Bits per Element</i>	94
	5.5.2 <i>3D Stackable Memory</i>	95
5.6	Applications	97
	5.6.1 <i>PCM as a Storage Class Memory</i>	97
	5.6.2 <i>PCM as an Electronic Synapse</i>	98
5.7	Future Outlook	100
5.8	Summary	103
	Acknowledgments	103
	References	103
6	Ferroelectric FET Memory	110
	<i>Ken Takeuchi and An Chen</i>	
6.1	Introduction	110
6.2	Ferroelectric FET for Flash Memory Application	111
	6.2.1 <i>Fe-NAND Flash Memory Operation</i>	111
	6.2.2 <i>Nonvolatile Page Buffer</i>	113
6.3	Ferroelectric FET for SRAM Application	115
6.4	System Consideration: SSD System with Fe-NAND Flash Memory	118
6.5	Perspectives and Summary	119
	References	120

7	Nano-Electro-Mechanical (NEM) Memory Devices	123
	<i>Adrian M. Ionescu</i>	
7.1	Introduction and Rationale for a Memory Based on NEM Switch	123
7.2	NEM Relay and Capacitor Memories	126
7.3	NEM-FET Memory	130
7.4	Carbon-based NEM Memories	132
7.5	Opportunities and Challenges for NEM Memories	133
	References	135
8	Redox-based Resistive Memory	137
	<i>Stephan Menzel, Eike Linn, and Rainer Waser</i>	
8.1	Introduction	137
8.2	Physical Fundamentals of Redox Memories	139
	8.2.1 <i>Electronic Conduction Mechanisms</i>	139
	8.2.2 <i>Ionic Conduction Mechanism</i>	140
	8.2.3 <i>Switching Kinetics</i>	140
	8.2.4 <i>Generic Switching Properties</i>	142
	8.2.5 <i>Modeling Redox Memories for Circuit Simulations</i>	143
8.3	Electrochemical Metallization Memory Cells	144
	8.3.1 <i>Physical Switching Mechanism</i>	144
	8.3.2 <i>Modeling</i>	147
8.4	Valence Change Memory Cells	149
	8.4.1 <i>Physical Switching Mechanism</i>	149
	8.4.2 <i>Modeling</i>	152
8.5	Performance	154
	8.5.1 <i>Minimum Feature Size</i>	154
	8.5.2 <i>Minimum Cell Area</i>	155
	8.5.3 <i>Minimum Switching Time</i>	155
	8.5.4 <i>Retention Time</i>	155
	8.5.5 <i>Write Cycles</i>	156
	8.5.6 <i>Multilevel</i>	157
8.6	Summary	158
	References	158
9	Electronic Effect Resistive Switching Memories	162
	<i>An Chen</i>	
9.1	Introduction	162
9.2	Charge Injection and Trapping	164
	9.2.1 <i>Charge Trapping Induced Resistive Switching</i>	164
	9.2.2 <i>Charge-Trapping Resistive Switching Memory Performance</i>	165
9.3	Mott Transition	167
	9.3.1 <i>Resistive Switching Induced by Mott Transition</i>	167
	9.3.2 <i>Mott Transition Resistive Switching Memory Performance</i>	169
9.4	Ferroelectric Resistive Switching	170
	9.4.1 <i>Ferroelectric Resistive Switching Mechanism</i>	170
	9.4.2 <i>Ferroelectric Resistive Switching Memory Performance</i>	172

9.5	Perspectives	173
9.6	Summary	176
	References	176
10	Macromolecular Memory	181
	<i>Benjamin F. Bory and Stefan C.J. Meskers</i>	
10.1	Chapter Overview	181
10.2	Macromolecules	181
	10.2.1 <i>Chemical Structure</i>	181
	10.2.2 <i>Memristive Effects in Macromolecular Materials</i>	182
	10.2.3 <i>Current State of Macromolecular Memory</i>	182
10.3	Elementary Physical Chemistry of Macromolecular Memory	184
	10.3.1 <i>Required Activation Barrier between Stable States</i>	184
	10.3.2 <i>Electronic Structure of Macromolecules: Insulators, Semiconductors, Conductors</i>	185
	10.3.3 <i>Inducing Changes by Application of Bias Voltage: Electrochemistry</i>	186
	10.3.4 <i>Filamentation</i>	187
10.4	Classes of Macromolecular Memory Materials and Their Performance	187
	10.4.1 <i>Saturated Macromolecules</i>	187
	10.4.2 <i>Macromolecules with π-Conjugation</i>	187
10.5	Perspectives	190
10.6	Summary	190
	Acknowledgments	190
	References	191
11	Molecular Transistors	194
	<i>Mark A. Reed, Hyunwook Song, and Takhee Lee</i>	
11.1	Introduction	194
11.2	Experimental Approaches	194
	11.2.1 <i>Fabrication Methods</i>	194
	11.2.2 <i>Electronic Transport Fundamentals</i>	199
	11.2.3 <i>Molecular Junction Spectroscopies</i>	203
11.3	Molecular Transistors	213
	11.3.1 <i>Orbital Gated Transport</i>	213
	11.3.2 <i>Coulomb Blockade and Kondo Regimes</i>	216
11.4	Molecular Design	218
11.5	Perspectives	222
	Acknowledgments	223
	References	223
12	Memory Select Devices	227
	<i>An Chen</i>	
12.1	Introduction	227
12.2	Crossbar Array and Memory Select Devices	227
12.3	Memory Select Device Options	230

12.3.1	<i>Transistors as Memory Select Devices</i>	230
12.3.2	<i>Diodes as Memory Select Devices</i>	231
12.3.3	<i>Volatile Switches as Memory Select Devices</i>	237
12.3.4	<i>Nonlinearity for Device Selection</i>	237
12.4	Challenges of Memory Select Devices	241
12.5	Summary	242
	References	242
13	Emerging Memory Devices: Assessment and Benchmarking	246
	<i>Matthew J. Marinella and Victor V. Zhirnov</i>	
13.1	Introduction	246
13.2	Common Emerging Memory Terminology and Metrics	248
13.3	Redox RAM	249
13.3.1	<i>Electrochemical Metallization Bridge</i>	249
13.3.2	<i>Metal Oxide: Bipolar Filamentary</i>	251
13.3.3	<i>Metal Oxide: Unipolar Filamentary</i>	253
13.3.4	<i>Metal Oxide: Bipolar Nonfilamentary</i>	253
13.4	Emerging Ferroelectric Memories	254
13.4.1	<i>Ferroelectric FET</i>	254
13.4.2	<i>Ferroelectric Tunnel Junction</i>	256
13.5	Mott Memory	258
13.6	Macromolecular Memory	259
13.7	Carbon-based Resistive Switching Memory	260
13.7.1	<i>Amorphous Carbon and Diamond-like Carbon</i>	260
13.7.2	<i>Graphene and Graphene Oxide</i>	261
13.7.3	<i>Carbon Nanotubes</i>	261
13.7.4	<i>Research Challenges</i>	261
13.8	Molecular Memory	262
13.9	Assessment and Benchmarking	263
13.9.1	<i>Scaling</i>	266
13.9.2	<i>Performance</i>	267
13.9.3	<i>Reliability</i>	269
13.9.4	<i>CMOS Compatibility and Cost</i>	270
13.9.5	<i>Tradeoffs</i>	270
13.10	Summary and Conclusions	271
	Acknowledgments	271
	References	271
PART THREE NANO-ELECTRONIC LOGIC AND INFORMATION PROCESSING		277
14	Re-Invention of FET	279
	<i>Toshiro Hiramoto</i>	
14.1	Introduction	279
14.2	Historical and Future Trend of MOSFETs	279
14.3	Near-term Solutions	282

14.3.1	<i>High Mobility Channel Transistor</i>	282
14.3.2	<i>Multi-gate Transistor</i>	283
14.3.3	<i>Intrinsic Channel Transistor</i>	284
14.4	Long-term Solutions	285
14.4.1	<i>Energy Efficiency</i>	285
14.4.2	<i>Impact-ionization MOS</i>	287
14.4.3	<i>Tunnel FET</i>	287
14.4.4	<i>Negative Capacitance FET</i>	289
14.4.5	<i>MEMS Switch</i>	291
14.4.6	<i>Mott Transistor</i>	293
14.4.7	<i>Bilayer Pseudo-spin Field-effect Transistor</i>	293
14.5	Summary	295
	References	296
15	Graphene Electronics	298
	<i>Frank Schwierz</i>	
15.1	Introduction	298
15.2	Properties of Graphene	300
15.2.1	<i>Bandgap Energy</i>	300
15.2.2	<i>Carrier Transport</i>	302
15.2.3	<i>Heat Transport</i>	303
15.2.4	<i>Contact Resistance</i>	303
15.3	Graphene MOSFETs for Mainstream Logic and RF Applications	303
15.4	Graphene MOSFETs for Nonmainstream Applications	308
15.5	Graphene NonMOSFET Transistors	309
15.6	Perspectives	310
15.6.1	<i>General Remarks</i>	310
15.6.2	<i>Mid-term Perspectives</i>	310
15.6.3	<i>Long-term Future</i>	311
	Acknowledgment	311
	References	311
16	Carbon Nanotube Electronics	315
	<i>Aaron D. Franklin</i>	
16.1	Carbon Nanotubes – The Ideal Transistor Channel	315
16.1.1	<i>Electronic Structure of a CNT</i>	315
16.1.2	<i>Electron Transport in CNTs</i>	317
16.1.3	<i>The Ideal Transistor</i>	318
16.2	Operation of the CNTFET	319
16.3	Important Aspects of CNTFETs	320
16.3.1	<i>Contacts</i>	320
16.3.2	<i>n-Type CNTFETs</i>	321
16.3.3	<i>Dielectrics</i>	322
16.3.4	<i>Passivation Treatments</i>	323
16.3.5	<i>Gate Structure</i>	323
16.4	Scaling CNTFETs to the Sub-10 Nanometer Regime	324

16.4.1	<i>Channel Length Scaling</i>	325
16.4.2	<i>Contact Length Scaling</i>	326
16.5	Material Considerations	327
16.5.1	<i>High-Purity Semiconducting CNTs</i>	327
16.5.2	<i>Precise Placement of CNTs</i>	328
16.6	Perspective	329
16.7	Conclusion	331
	References	331
17	Spintronics	336
	<i>Alexander Khitun</i>	
17.1	Introduction	336
17.2	Spin Transistors	337
17.2.1	<i>Spin-FETs</i>	338
17.2.2	<i>Spin-MOSFETs</i>	341
17.2.3	<i>Pseudo-Spin FET</i>	342
17.2.4	<i>Graphene Spintronics</i>	344
17.2.5	<i>Organic Spintronics</i>	345
17.2.6	<i>Logic Circuits with Spin Transistors and Comparison with CMOS</i>	346
17.3	Magnetic Logic Circuits	348
17.3.1	<i>NanoMagnetic Logic</i>	348
17.3.2	<i>All Spin Logic</i>	352
17.3.3	<i>Spin Wave Devices</i>	354
17.3.4	<i>Hybrid Spintronics and Straintronics Devices</i>	358
17.3.5	<i>Spin Torque-based Devices</i>	360
17.3.6	<i>Current Status and Perspectives of Magnetic Logic Devices</i>	363
17.4	Summary	364
	References	365
18	NEMS Switch Technology	370
	<i>Louis Hutin and Tsu-Jae King Liu</i>	
18.1	Electromechanical Switches for Digital Logic	370
18.1.1	<i>Addressing the CMOS Power Crisis</i>	370
18.1.2	<i>Throughput and Area Efficiency</i>	371
18.2	Actuation Mechanisms	373
18.2.1	<i>Electromagnetic</i>	373
18.2.2	<i>Electrothermal</i>	374
18.2.3	<i>Piezoelectric</i>	375
18.2.4	<i>Piezoresistive</i>	376
18.2.5	<i>Electrostatic</i>	377
18.3	Electrostatic Switch Designs	379
18.3.1	<i>(N > 3)-Terminal Switches</i>	379
18.3.2	<i>In-Plane versus Out-of-Plane Actuation</i>	380
18.3.3	<i>Active Turn-Off Devices</i>	381
18.4	Reliability and Scalability	383
18.4.1	<i>Contact Stability</i>	383

18.4.2	<i>Process Scalability and Perspectives</i>	385
	References	386
19	Atomic Switch	390
	<i>Tsuyoshi Hasegawa and Masakazu Aono</i>	
19.1	Chapter Overview	390
19.2	Historical Background of the Atomic Switch	390
19.3	Fundamentals of Atomic Switches	391
	19.3.1 <i>Operation Mechanism of Atomic Switches</i>	391
	19.3.2 <i>Gap-type Atomic Switch</i>	392
	19.3.3 <i>Gapless-type Atomic Switch</i>	394
19.4	Various Atomic Switches	395
	19.4.1 <i>Three-terminal Atomic Switches</i>	395
	19.4.2 <i>Novel Functions of Two-terminal Atomic Switches</i>	398
19.5	Perspectives	401
	References	402
20	ITRS Assessment and Benchmarking of Emerging Logic Devices	405
	<i>Shamik Das</i>	
20.1	Introduction	405
20.2	Overview of the ITRS Roadmap for Emerging Research Logic Devices	406
20.3	Recent Results for Selected Emerging Devices	407
	20.3.1 <i>Carbon Nanotube FETs</i>	407
	20.3.2 <i>Graphene Transistors</i>	408
	20.3.3 <i>Nanowire Transistors (NWFETs)</i>	409
	20.3.4 <i>Tunnel Field Effect Transistors</i>	410
	20.3.5 <i>NEMS Devices</i>	410
	20.3.6 <i>Mott FET</i>	411
	20.3.7 <i>Spin FET and Spin MOSFET</i>	411
	20.3.8 <i>Nanomagnetic Logic and All Spin Logic</i>	411
	20.3.9 <i>Spin Wave Devices</i>	412
20.4	Perspective	412
20.5	Summary	413
	Acknowledgments	413
	References	413
PART FOUR	CONCEPTS FOR EMERGING ARCHITECTURES	417
21	Nanomagnet Logic: A Magnetic Implementation of Quantum-dot Cellular Automata	419
	<i>Michael T. Niemier, György Csaba, and Wolfgang Porod</i>	
21.1	Introduction	419
21.2	Technology Background	420
	21.2.1 <i>An “In-Plane” Device Architecture</i>	420
	21.2.2 <i>An “Out-of-Plane” Device Architecture</i>	422
21.3	NML Circuit Design Based on Conventional, Boolean Logic Gates	423

21.3.1	<i>Boolean Logic</i>	423
21.3.2	<i>Systolic Arrays</i>	429
21.4	Alternative Circuit Design Techniques and Architectures	432
21.4.1	<i>Threshold Logic</i>	432
21.4.2	<i>NonBoolean Computing</i>	434
21.4.3	<i>Cellular Automata</i>	436
21.5	Retrospective, Future Challenges, and Future Research Directions	437
21.5.1	<i>Retrospective: Experimental Progress to Date</i>	437
21.5.2	<i>Challenge 1: Efficient Interconnect</i>	438
21.5.3	<i>Challenge 2: Error Tolerance</i>	438
21.5.4	<i>Paths Forward</i>	439
	References	439
22	Explorations in Morphic Architectures	443
	<i>Tetsuya Asai and Ferdinand Peper</i>	
22.1	Introduction	443
22.2	Neuromorphic Architectures	443
22.3	Cellular Automata Architectures	447
22.4	Taxonomy of Computational Ability of Architectures	450
22.5	Summary	452
	References	452
23	Design Considerations for a Computational Architecture of Human Cognition	456
	<i>Narayan Srinivasa</i>	
23.1	Introduction	456
23.2	Features of Biological Computation	457
23.3	Evolution of Behavior as a Basis for Cognitive Architecture Design	460
23.4	Considerations for a Cognitive Architecture	460
23.5	Emergent Cognition	463
23.6	Perspectives	463
	References	464
24	Alternative Architectures for NonBoolean Information Processing Systems	467
	<i>Yan Fang, Steven P. Levitan, Donald M. Chiarulli, and Denver H. Dash</i>	
24.1	Introduction	467
24.1.1	<i>Associative Memory</i>	468
24.1.2	<i>Oscillatory Neural Networks</i>	469
24.1.3	<i>Implementation of Oscillator Networks</i>	470
24.2	Hierarchical Associative Memory Models	475
24.2.1	<i>A Simple Hierarchical AM Model</i>	476
24.2.2	<i>System Improvements</i>	478
24.2.3	<i>Simulation and Experiments</i>	481
24.3	N-Tree Model	484
24.3.1	<i>N-Tree Model Description</i>	484

24.3.2	<i>Testing and Performance</i>	487
24.3.3	<i>Fan-out versus Performance</i>	491
24.3.4	<i>Branch and Bound Search</i>	491
24.4	Summary and Conclusion	494
24.4.1	<i>Summary</i>	494
24.4.2	<i>Conclusion</i>	495
	Acknowledgments	496
	References	496
25	Storage Class Memory	498
	<i>Geoffrey W. Burr and Paul Franzon</i>	
25.1	Introduction	498
25.2	Traditional Storage: HDD and Flash Solid-state Drives	499
25.3	What is Storage Class Memory?	499
25.3.1	<i>Storage-type SCM</i>	500
25.3.2	<i>Memory-type SCM</i>	501
25.4	Target Specifications for SCM	501
25.5	Device Candidates for SCM	502
25.6	Architectural Issues in SCM	504
25.6.1	<i>Challenges in Memory Systems</i>	505
25.6.2	<i>Emerging Memory Architectures for M-Class SCM</i>	506
25.6.3	<i>Emerging Storage Architectures for S-Class SCM</i>	507
25.7	Conclusions	508
	References	509
PART FIVE SUMMARY, CONCLUSIONS, AND OUTLOOK FOR NANO-ELECTRONIC DEVICES		511
26	Outlook for Nanoelectronic Devices	513
	<i>An Chen, James Hutchby, Victor V. Zhirnov, and George Bourianoff</i>	
26.1	Introduction	513
26.2	Quantitative Logic Benchmarking for Beyond CMOS Technologies	514
26.2.1	<i>Architectural Requirements for a Competitive Logic Device</i>	514
26.2.2	<i>Quantitative Results</i>	515
26.2.3	<i>Observations and Perspectives</i>	517
26.3	Survey-based Critical Assessment of Emerging Devices	518
26.3.1	<i>Overall Technology Requirements and Relevance Criteria</i>	518
26.3.2	<i>Methodology</i>	518
26.3.3	<i>Results of the Survey-based Critical Assessment</i>	519
26.4	Retrospective Assessment of ERD Tracked Technologies	526
	References	528
Index		529