



CIRCUITS, DEVICES AND SYSTEMS SERIES 14

Design of high frequency integrated analogue filters

Edited by
Yichuang Sun

The Institution of Electrical Engineers

Contents

Preface	xi
Contributors	xiii
1 Architectures and design of OTA/g_m-C filters	1
<i>Yichuang Sun</i>	
1.1 Introduction	1
1.2 Two integrator loop g_m -C filter structures	2
1.2.1 g_m -C building blocks	3
1.2.2 Tow-Thomas (TT) g_m -C biquad	3
1.2.3 Effects and reduction of OTA nonidealities	4
1.2.4 Balanced filter structures	6
1.2.5 KHN g_m -C filters	7
1.2.6 Realisation of universal biquads	8
1.3 g_m -C filters based on LC ladders	9
1.3.1 g_m -C filters based on component substitution	9
1.3.2 g_m -C filters based on signal simulation	10
1.4 Multiple loop feedback g_m -C filters	13
1.4.1 All-pole MLF g_m -C filters	14
1.4.2 g_m -C synthesis of transmission zeros	17
1.5 Current-mode g_m -C filters	18
1.5.1 Direct generation of current-mode g_m -C filters	18
1.5.2 Adjoint method for current-mode g_m -C filter design	19
1.6 Design examples of g_m -C filters	19
1.6.1 Operational transconductance amplifiers	20
1.6.2 Third-order elliptic g_m -C filter based on ladder simulation	22
1.6.3 Seventh-order all-pole multiple loop feedback g_m -C filters	23
1.7 Automatic tuning of g_m -C filters	25
1.7.1 Tunable and programmable OTA	25
1.7.2 An analogue tuning scheme	27

1.7.3	A digital tuning method	28
1.7.4	Configurable and FPAAs-based g_m -C filters	29
1.8	Conclusions	29
1.9	References	30
2	The MOSFET-C technique	35
<i>Mihai Banu and Yannis Tsividis</i>		
2.1	Introduction	35
2.2	The MOSFET-C concept	37
2.3	Practical considerations	40
2.3.1	Linearity in presence of nonidealities	40
2.3.2	DC biasing and tuning	40
2.3.3	Use of OTAs	41
2.3.4	General filter building blocks	43
2.3.5	Frequency response	44
2.3.6	Noise and dynamic range	45
2.3.7	IC technology considerations for high speed filter design	46
2.3.8	"Double balanced" MOSFET-C	46
2.3.9	Other practical aspects	46
2.4	Power efficiency in MOSFET-C designs	47
2.4.1	Basic power dissipation considerations in IC filters	47
2.4.2	Topological advantages of active-RC integrators for power efficiency	48
2.4.3	Power dissipation in summers	52
2.5	Conclusions	53
2.6	References	54
3	Active filters using integrated inductors	57
<i>Dandan Li and Yannis Tsividis</i>		
3.1	Introduction	57
3.2	Principles of Q enhancement	58
3.2.1	Compensation using negative resistances	59
3.2.2	Integrated inductors	60
3.3	Negative resistor implementations	61
3.3.1	Single-ended schemes	61
3.3.2	Balanced schemes	63
3.4	Second-order sections	64
3.4.1	A synthesis procedure	64
3.4.2	Noise, dynamic range and power	65
3.5	High-order filters	69
3.5.1	Design issues and examples	69
3.5.2	Predistortion	71
3.6	Automatic tuning	74
3.7	Conclusions	77
3.8	References	77

4	Log domain filters	81
<i>Douglas Frey</i>		
4.1	Introduction	81
4.2	Log domain filtering	85
4.3	Synthesis of log domain filters	87
4.3.1	Basic theory	87
4.3.2	A synthesis strategy	95
4.3.3	The translinear perspective	102
4.4	Class AB log domain filters	108
4.5	Log domain building blocks and nonideal behaviour	113
4.6	Very low voltage log domain filter design	117
4.7	Noise in log domain filters	120
4.8	Other applications of the log domain filtering idea	124
4.9	Conclusions	124
4.10	References	125
5	Low voltage techniques for switched-current filters	127
<i>John Hughes, Apisak Worapishet and Rungsimant Sitdhikorn</i>		
5.1	Introduction	127
5.2	Performance comparison of SI and SC	128
5.3	Single-ended SI circuits	132
5.3.1	Single-ended prototype cells	133
5.3.2	Single-ended class A	134
5.3.3	Single-ended class AB	138
5.3.4	Summary	143
5.4	Balanced SI circuits	143
5.4.1	Prototype balanced cells	143
5.4.2	Balanced class A cells	143
5.4.3	Balanced class AB cells	147
5.4.4	Summary	148
5.5	Neutralised SI circuits	148
5.5.1	Neutralised class A cells	149
5.5.2	Neutralised class AB cells	150
5.5.3	Summary	151
5.6	Demonstration of performance using balanced class AB cells with full neutralisation	152
5.7	Conclusions	158
5.8	References	159
6	Analogue adaptive filters	161
<i>Anthony Carusone and David A. Johns</i>		
6.1	Introduction	161
6.2	Adaptive algorithms	162
6.2.1	Least mean-square (LMS) algorithm	162
6.2.2	Variants of the LMS algorithm	164
6.2.3	DC offset effects in analogue LMS	165

6.2.4	Heuristic algorithms	167
6.2.5	Search algorithms	168
6.2.6	More complex algorithms	168
6.2.7	Analogue against digital adaptation	169
6.3	Filter structures	170
6.3.1	Transversal filters	170
6.3.2	Lattice filters	172
6.3.3	Biquads	173
6.3.4	Laguerre filters	173
6.3.5	Orthonormal ladder filters	174
6.4	Circuit implementations	176
6.4.1	Filters based on charge-coupled devices (CCDs)	177
6.4.2	Filters based on sample-and-hold circuits	178
6.4.3	Switched-capacitor building blocks	181
6.4.4	Continuous-time circuitry	182
6.5	Applications	184
6.5.1	Early applications	185
6.5.2	Digital magnetic storage	185
6.5.3	Wired digital communications	187
6.6	Conclusions	189
6.7	References	190
7	On-chip automatic tuning of filters	197
	<i>Rolf Schaumann and Aydin I. Karsilayan</i>	
7.1	Introduction	197
7.2	On-line tuning	203
7.3	Off-line tuning	205
7.4	Suitable filter structures	206
7.5	Principle of tuning frequency parameters	210
7.6	Principle of tuning quality factors	214
7.7	Various tuning methods	215
7.8	Method for tuning high frequency high- <i>Q</i> bandpass filters	220
7.8.1	Time-domain transfer functions	221
7.8.2	Frequency tuning	223
7.8.3	<i>Q</i> -tuning	226
7.8.4	Experimental results	228
7.9	Conclusions	231
7.10	References	233
	Concluding remarks	237
	Index	241