


VLSI ^{for} Wireless Communication



Bosco Leung

PRENTICE HALL ELECTRONICS AND VLSI SERIES
CHARLES G. SODINI, SERIES EDITOR

Contents

Foreword xiii

Preface xv

1	Communication Concepts: Circuit Designer Perspective	1
1.1	Introduction	1
1.1.1	Standards	3
1.1.2	Communication Systems	3
1.2	Overview of Modulation Schemes	4
1.2.1	Binary Frequency Shift Keying	4
1.2.2	Binary Phase-Shift Keying	5
1.2.3	Quadrature Phase-Shift Keying (QPSK)	6
1.2.4	Offset Quadrature Phase-Shift Keying	8
1.2.5	Minimum Shift Keying	8
1.2.6	MSK: Another Viewpoint	9
1.3	Classical Channel	9
1.3.1	Additive White Gaussian Noise	9
1.3.2	Finite Channel Bandwidth	12
1.4	Wireless Channel Description	15
1.4.1	Path Environment	17
1.4.2	Path Loss: A First Glance	18
1.4.3	MultiPath Fading: A First Glance	18
1.5	Path Loss: Detailed Discussion	19
1.5.1	Friis Equation	19
1.5.2	Amplitude Loss and Minimum Received Signal Strength	21
1.5.3	Minimum Separation	22
1.6	Multipath Fading: Channel Model and Envelope Fading	22
1.6.1	Time-Varying Channel Model	22
1.6.2	Envelope Fading	24
1.7	Multipath Fading: Frequency Selective and Fast Fading	27
1.7.1	Frequency Selective Fading	27
1.7.2	Fast Fading	34
1.7.3	Comparisons of Flat/Frequency Selective and Slow/Fast Fading	38
1.8	Summary of Standard Translation	39
	References	40
	Problems	40
2	Receiver Architectures	42
2.1	Introduction	42
2.2	Receiver Front End: General Discussion	42
2.2.1	Motivations	42
2.2.2	General Design Philosophy	43
2.2.3	Heterodyne and Other Architectures	45

2.3	Filter Design	46
2.3.1	Band Selection Filter (BPF1)	46
2.3.2	Image Rejection Filter (BPF2)	46
2.3.3	Channel Filter (BPF3)	50
2.4	Rest of Receiver Front End: Nonidealities and Design Parameters	51
2.4.1	Nonlinearity	51
2.4.2	Noise	58
2.5	Derivation of NF, IIP_3 of Receiver Front End	62
2.5.1	Required NF_{rec_front}	62
2.5.2	Required IIP_{3, rec_front}	63
2.6	Partitioning of Required NF_{rec_front} and IIP_{3, rec_front} into Individual NF, IIP_3	69
	References	71
	Problems	71
3	Low-Noise Amplifier	74
3.1	Introduction	74
3.1.1	General Philosophy	74
3.1.2	Matching Networks	76
3.1.3	Comparisons of Narrowband and Wideband LNA	79
3.2	Wideband LNA Design	79
3.2.1	DC Bias	81
3.2.2	Gain and Frequency Response	81
3.2.3	Noise Figure	85
3.3	Narrowband LNA: Impedance Matching	89
3.3.1	Matching the Imaginary Part	89
3.3.2	Matching the Real Part	94
3.3.3	Interpretation of Power Matching	95
3.3.4	Similarity between Q (Quality Factor) and n (Turns Ratio)	96
3.4	Narrowband LNA: Core Amplifier	99
3.4.1	Noise Figure	100
3.4.2	Power Dissipation	104
3.4.3	Trade-off between Noise Figure and Power	106
3.4.4	Noise Contribution from Other Sources	107
3.4.5	Gain	110
3.4.6	Other Real-Life Design Considerations	110
	References	115
	Problems	115
4	Active Mixer	118
4.1	Introduction	118
4.2	Balancing	120
4.2.1	Unbalanced Mixer	120
4.2.2	Single Balanced Mixer	121
4.2.3	Double Balanced Mixer: Gilbert Mixer	122
4.3	Qualitative Description of the Gilbert Mixer	122
4.4	Conversion Gain	124
4.5	Distortion, Low-Frequency Case: Analysis of Gilbert Mixer	125

- 4.6 Distortion, High-Frequency Case 129
 - 4.6.1 Volterra Series 130
 - 4.6.2 Analysis of Gilbert Mixer 139
- 4.7 Noise 151
 - 4.7.1 V_{lo} Not Switching Case 151
 - 4.7.2 V_{lo} Switching Case 152
 - 4.7.3 Analysis of Noise in Unbalanced Mixer
(V_{lo} Not Switching and Special V_{lo} Switching Cases) 162
- 4.8 A Complete Active Mixer [8] 166
 - References 167
 - Problems 167

5 Passive Mixer 170

- 5.1 Introduction 170
- 5.2 Switching Mixer 170
 - 5.2.1 Unbalanced Switching Mixer 170
 - 5.2.2 Single and Double Balanced Switching Mixer 172
 - 5.2.3 Nonidealities 172
- 5.3 Distortion in Unbalanced Switching Mixer 174
 - 5.3.1 Assumptions on Model 174
 - 5.3.2 Low-Frequency Case 175
 - 5.3.3 High-Frequency Case 176
- 5.4 Conversion Gain in Unbalanced Switching Mixer 179
 - 5.4.1 V_{lo} Not Switching Case 179
 - 5.4.2 Special V_{lo} Switching Case 179
 - 5.4.3 General V_{lo} Switching Case 180
- 5.5 Noise in Unbalanced Switching Mixer 181
 - 5.5.1 V_{lo} Not Switching Case 181
 - 5.5.2 Special V_{lo} Switching Case 181
 - 5.5.3 General V_{lo} Switching Case 182
- 5.6 A Practical Unbalanced Switching Mixer 183
- 5.7 Sampling Mixer 185
 - 5.7.1 Qualitative Description 185
 - 5.7.2 Nonidealities 187
 - 5.7.3 Bottom-Plate Sampling Mixer 188
 - 5.7.4 Subsampled Mixer 189
- 5.8 Conversion Gain in Single-Ended Sampling Mixer 190
 - 5.8.1 V_{lo} Not Switching Case 190
 - 5.8.2 Special V_{lo} Switching Case 191
 - 5.8.3 General V_{lo} Switching Case 191
- 5.9 Distortion in Single-Ended Sampling Mixer 192
 - 5.9.1 High-Frequency (V_{lo} Not Switching) Case 192
 - 5.9.2 High-Frequency (Special V_{lo} Switching) Case; V_{lo} Has Finite Rise and Fall Time 194
 - 5.9.3 High-Frequency Case in Bottom-Plate Single-Ended Sampling Mixer 203
- 5.10 Intrinsic Noise in Single-Ended Sampling Mixer 205
 - 5.10.1 V_{lo} Not Switching Case 205
 - 5.10.2 V_{lo} Switching, Both Special and General Cases 205
- 5.11 Extrinsic Noise in Single-Ended Sampling Mixer 206

5.11.1	V_{lo} Not Switching Case	206
5.11.2	V_{lo} Switching, Both Special and General Cases	207
5.11.3	Special V_{lo} Switching Case; V_{lo} Has Finite Rise and Fall Times	207
A5.1	Comparisons of Sample and Hold Circuit and Sampling Mixer	210
	References	214
	Problems	215

6 Analog-to-Digital Converters 217

6.1	Introduction	217
6.2	Demodulators	218
6.2.1	FM Discriminator (Incoherent)	218
6.2.2	IF Detection (Coherent)	219
6.2.3	Baseband Detection (Coherent)	219
6.3	A/D Converters Used in a Receiver	221
6.3.1	Wideband versus Narrowband A/D Converters	221
6.3.2	Narrowband A/D Converters: General Description	223
6.4	Low-Pass Sigma-Delta Modulators	223
6.4.1	First-Order Modulator	223
6.4.2	High-Order Modulators	226
6.5	Implementation of Low-Pass Sigma-Delta Modulators	229
6.5.1	Review of Switch-Capacitor-Based Integrators	229
6.5.2	Type 1 Switched-Capacitor-Based Integrator	230
6.5.3	Nonideal Integrator	231
6.5.4	1-Bit ADC	233
6.5.5	1-Bit DAC	234
6.5.6	Design Procedure	234
6.5.7	Passive Low-Pass Sigma-Delta Modulator	238
6.6	Bandpass Sigma-Delta Modulators	241
6.6.1	Comparisons of Low-Pass and Bandpass Modulators	242
6.6.2	Low-pass Modulator to Bandpass Modulator Conversion	243
6.7	Implementation of Bandpass Sigma-Delta Modulators	245
6.7.1	Review of Switch-Capacitor-Based Resonators	245
6.7.2	Nonideal Resonator	246
6.7.3	Design Procedure	249
6.7.4	Bandpass versus Low-Pass Modulators	251
A6.1	Low-Voltage Low-Pass Modulator	252
	References	254
	Problems	255

7 Frequency Synthesizer: Phase/Frequency-Processing Components 258

7.1	Introduction	258
7.2	PLL-Based Frequency Synthesizer	259
7.3	Phase Detector/Charge Pump	263
7.3.1	Phase Frequency Detector	263
7.3.2	EXOR Phase Detector	268
7.3.3	Charge Pump	270
7.3.4	Spurs	271
7.3.5	K_{pd}	274

7.4	Dividers	275
7.4.1	Survey of Different Types of Divider	275
7.4.2	Example of a Complete Divider (DECT Application)	280
7.5	VCO: Introduction	285
7.5.1	Categorization	285
7.5.2	Review of Positive Feedback Theory	285
7.6	LC Oscillators	289
7.6.1	Basic LC Oscillators	289
7.6.2	Alternate LC Oscillator Topologies	293
7.6.3	Tuning, K_{vco}	295
7.7	Ring Oscillator	297
7.7.1	Delay Cells	298
7.7.2	Tuning	301
7.8	Phase Noise	305
7.8.1	Definition	305
7.8.2	Interpretation	306
7.8.3	Phase Noise of VCO	308
	References	309
	Problems	310

8 Frequency Synthesizer: Loop Filter and System Design 316

8.1	Introduction	316
8.2	Loop Filter: General Description	316
8.2.1	Basic Equations and Definitions	316
8.2.2	First-Order Filter	317
8.2.3	Second-Order Filter	319
8.2.4	High-Order Filters	321
8.3	Loop Filter: Design Approaches	322
8.3.1	Phase Noise-Based Approach	322
8.3.2	Spur-Based Approach	331
8.4	A Complete Synthesizer Design Example (DECT Application)	335
8.4.1	Specifications	336
8.4.2	VCO	337
8.4.3	Loop Filter: Part 1	341
8.4.4	Phase Detector: Determine K_{pd}	344
8.4.5	Loop Filter: Part 2	346
	References	347
	Problems	348