

Contents

	Pref		page xiii
	List	of gate symbols	xvi
		roduction d van de Goor	1
	1.1	Faults and their manifestation	1
	1.2	An analysis of faults	3
	1.3	Classification of tests	11
	1.4	Fault coverage requirements	14
	1.5	Test economics	16
2	 Fau	ılt models	26
	2.1	Levels of abstraction in circuits	26
	2.2	Fault models at different abstraction levels	28
	2.3	Inductive fault analysis	41
	2.4	Relationships among fault models	44
3	Cor	nbinational logic and fault simulation	49
	3.1	Introduction	49
	3.2	Preliminaries	52
,	3.3	Logic simulation	64
	3.4	Fault simulation essentials	75
	3.5	Fault simulation paradigms	82
	3.6	Approximate, low-complexity fault simulation	120

_	_	_
r	nte	-
1.41		

viii

4	 Tes	t generation for combinational circuits	134
	4.1	Introduction	134
	4.2	Composite circuit representation and value systems	136
	4.3	Test generation basics	147
	4.4	Implication	153
	4.5	Structural test generation: preliminaries	180
	4.6	Specific structural test generation paradigms	197
	4.7	Non-structural test generation techniques	223
	4.8	Test generation systems	235
	4.9	Test generation for reduced heat and noise during test	250
		Appendix 4.A Implication procedure	262
5	Seq	juential ATPG	266
	— 5.1	Classification of sequential ATPG methods and faults	266
	5.2	Fault collapsing	273
	5.3	Fault simulation	277
	5.4	Test generation for synchronous circuits	285
	5.5	Test generation for asynchronous circuits	303
	5.6	Test compaction	306
6	$I_{ m DI}$	_{DQ} testing	314
	6.1	Introduction	314
	6.2	Combinational ATPG	316
	6.3		328
	6.4	Fault diagnosis of combinational circuits	333
	6.5	Built-in current sensors	340
	6.6	Advanced concepts in current sensing based testing	342
	6.7	Economics of I_{DDQ} testing	348
7	— Fur	nctional testing	356
	 7.1	Universal test sets	356
	7.1		359
	7.2	Iterative logic array testing	366
	1.3	totante logic anal count	500

A	•-		•-
Con	m	n	œ

İΧ

	_	•	
8	— Del	ay fault testing	382
	8.1	Introduction	382
	8.2	Combinational test generation	394
	8.3	Combinational fault simulation	412
	8.4	Combinational delay fault diagnosis	421
	8.5	Sequential test generation	424
	8.6	Sequential fault simulation	428
	8.7	Pitfalls in delay fault testing and some remedies	432
	8.8	Unconventional delay fault testing techniques	435
9	— СМ	IOS testing	445
	9.1	Testing of dynamic CMOS circuits	445
	9.2	Testing of static CMOS circuits	456
	9.3	Design for robust testability	470
10	— Fau	ult diagnosis	482
	— 10.1	1 Introduction	482
		2 Notation and basic definitions	484
		3 Fault models for diagnosis	489
		4 Cause–effect diagnosis	495
		5 Effect-cause diagnosis	517
		6 Generation of vectors for diagnosis	539
11	— De:	sign for testability	560
	11.	1 Introduction	560
	11.3	2 Scan design	562
		3 Partial scan	577
	11.4	4 Organization and use of scan chains	594
	11.	5 Boundary scan	617
		6 DFT for other test objectives	654
			_

12	Built-in self-test —	680
	12.1 Introduction	680
	12.2 Pattern generators	682
	12.3 Estimation of test length	697
	12.4 Test points to improve testability	708
	12.5 Custom pattern generators for a given circuit	715
	12.6 Response compression	729
	12.7 Analysis of aliasing in linear compression	738
	12.8 BIST methodologies	745
	12.9 In-situ BIST methodologies	755
	12.10 Scan-based BIST methodologies	769
	12.11 BIST for delay fault testing	775
	12.12 BIST techniques to reduce switching activity	780
13	Synthesis for testability	799
	_	
	13.1 Combinational logic synthesis for stuck-at fault testability	799
	13.2 Combinational logic synthesis for delay fault testability	819
	13.3 Sequential logic synthesis for stuck-at fault testability	829
	13.4 Sequential logic synthesis for delay fault testability	836
14	Memory testing	845
	by Ad van de Goor	
	14.1 Motivation for testing memories	845
	14.2 Modeling memory chips	846
	14.3 Reduced functional faults	852
	14.4 Traditional tests	864
	14.5 March tests	868
	14.6 Pseudorandom memory tests	878
15	High-level test synthesis	893
		073
	15.1 Introduction	893
	15.2 RTL test generation	894
	15.3 RTL fault simulation	912

Contents	
15.4 RTL design for testability	914
15.5 RTL built-in self-test	929
15.6 Behavioral modification for testability	937
15.7 Behavioral synthesis for testability	939
System-on-a-chip test synthesis	953
16.1 Introduction	953
16.2 Core-level test	954
16.3 Core test access	955
16.4 Core test wrapper	977

Index