
SYSTEM-ON-CHIP FOR REAL-TIME APPLICATIONS

Edited by

Wael Badawy
Graham A. Jullien

KLUWER ACADEMIC PUBLISHERS

Contents

Preface	xi.
Acknowledgements	xiii.
Contributors	xv.
Chapter 1: INTRODUCTION	1
System on Chip: The Challenge and Opportunities Wael Badawy	3
Electronic Product Innovation Direct Mapped Signal Processing SoC Cores John V McCanny	17
System-On-Chip Implementation Of Signal Processors Earl E. Swartzlander, Jr.	26
Chapter 2: DESIGN REUSE	29
Methodologies and Strategies for Effective Design-Reuse Ludovic Loiseau, Yvon Savaria	31

A VHDL/SystemC Comparison in Handling Design Reuse	41
LUC CHAREST , EL MOSTAPHA ABOULHAMID	
Aspect Partitioning for Hardware Verification Reuse	51
SÉBASTIEN REGIMBAL, JEAN-FRANÇOIS LEMIRE, YVON SAVARIA, GUY BOIS, EL MOSTAPHA ABOULHAMID , ANDRÉ BARON	
Reconfigurable Combinatorial Accelerators for Real Time Processing	61
I. SKLIAROVA , A.B. FERRARI	
Tuning Methodologies for Parameterized Systems Design	71
GIUSEPPE ASCIA, VINCENZO CATANIA, MAURIZIO PALESI	
Chapter 3: TEST AND VERIFICATION	83
Formal Verifications of Systems on Chips: Current and Future Directions	85
KHALED M. ELLEITHY	
A Practical Approach to the Formal Verification of SoC's with Symbolic Model- Checking	98
EMIL DUMITRESCU	
High Performance Verification Solutions for SOC Designs	111
MAKARAND JOSHI , ASHOK KUMAR	
Novel Test Methodologies for SoC/IP Design: Implementation and Comparison	125
L. HONG, M. NAHVI, R. FUNG, A. IVANOV, R. SALEH	
Chapter 4: MODELING	137
SOC Modeling and Simulation Based on Java	139
HENRY FU , RICHARD F. HOBSON	
RTOS Modeling Using SystemC	150
MOHAMED ABD EL-SALAM, ASHRAF SALEM, GAMAL ALY	
Modeling, Synthesis and Implementation of Communicating Hierarchical FSM	160
VALERY SKLYAROV	

A Modeling Method for Reconfigurable Architectures	170
LILIAN BOSSUET, GUY GOGNIAT, JEAN-PHILIPPE DIGUET, JEAN-LUC PHILIPPE	
 Chapter 5: DESIGN TECHNIQUES	 181
The Syslib-Picasso Methodology for the Co-Design Specification	
Capture Phrase	183
LUC FILION, JÉRÔME CHEVALIER, GUY BOIS, EL MOSTAPHA ABOULHAMID	
 Automatic Porting Of Binary File Descriptor Library	 193
MAGHSOUD ABBASPOUR, JIANWEN ZHU	
 Code Compression on Transport Triggered Architectures	 203
JARI HEIKKINEN, JARMO TAKALA, AND JAAKKO SERTAMO	
 An Approach To Flexible Multi-Level Network Design	 214
V. CHEUSHEV, J. KOŁODZIEJCZYK, T. LUBA, C. MORAGA, P. SAPIECHA, V. SHMERKO S. YANUSHKEVICH	
 Chapter 6: MEMORY	 225
Survey of Emerging Nonvolatile Embedded Memory Technologies	227
BRUCE F. COCKBURN	
 Configurable Parallel Memory Implementation For System-on-Chip Designs	 237
JARNO VANNÉ, EERO AHO, KIMMO KUUSILINNA, TIMO HÄMÄLÄINEN	
 XOR-scheme Implementations In Configurable Parallel Memory	 249
EERO AHO, JARNO VANNÉ, KIMMO KUUSILINNA, TIMO HÄMÄLÄINEN	
 An Novel Low Power Embedded Memory Architecture for MPEG-4 Applications with Mobile Devices	 262
MOHAMMED SAYED , WAEI BADAWY	
 Assessment of MPEG-4 VTC and JPEG2000 Dynamic Memory Requirements	 273
GAUTHIER LAFRUIT, JAN BORMANS	

Chapter 7: CIRCUIT TECHNIQUES	285
Modified Distributed Arithmetic Architecture for Adiabatic DSP Systems DUSAN SUVAKOVIC, C. ANDRE T. SALAMA	287
Design of a CMOS Wide Range Logarithmic Amplifier with a Modified Parallel Architecture SANGHOON JOO, MINKYU SONG, HYUNYEON CHO, SANGKI KIM	296
Digital Hardware Implementation of Continuous & Discrete Chaotic Generators MOHAMED I. SOBHY, MOHAMMED A. ASEERI, ALAA E. R. SHEHATA.	305
Novel 1-Bit Full Adder Cells For Low-Power System-On-Chip Applications MOHAMMED SAYED, WAEEL BADAWY	314
Chapter 8: LOW POWER	325
A New Logic Method for considering Low Power and High Testibility YOON-SIK SON, JONG-WHA CHONG	327
System Synthesis for Optically-Connected, Multiprocessors On-chip NEAL K. BAMBHA, S.S. BHATTACHARYYA	339
Low Power System On Chip Platform Architecture for High Performance Applications W.C. LO, A.T. ERDOGAN, T.ARSLAN	349
Chapter 9: INTERCONNECT AND TECHNOLOGY	357
SOC Interconnect in Deep Submicron MAGDY BAYOUMI	359
Optimizing Inductive Interconnect for Low Power MAGDY A. EL-MOURSRY AND EBY G. FRIEDMAN	380
Skin Effects in System on a Chip Interconnects SHIZHONG MEI AND YEHEA I. ISMAIL	392

Chapter 10: MICRO ELECTRO MECHANICAL SYSTEMS	403
Road Map Towards Designing MEMS Devices with High-Reliability WALIED A. MOUSSA	405
A Mems Socket Interface For Soc Connectivity SAZZADUR CHOWDHURY, M. AHMADI, G. A. JULLIEN, W. C. MILLER	411
On the Application of Finite Element to Investigate the Reliability of Electrostatic Comb-Drive Actuators Utilized in Micro-Fluidic and Space Systems HESHAM AHMED, WALIED MOUSSA, WAEI BADAWY	422
An HDL Model For A Vacuum-Sealed Micromachined Pressure Sensor RAFIK S. GUINDI	429
Performance Analysis of MEMS-based Inertial Sensors for Positioning Applications WALID ABDEL-HAMID, ABOELMAGD NOURELDIN, DR. NASER EL-SHEIMY, DR. GERARD LACHAPELLEE	440
INDEX	451