


# Low-Power CMOS Design for Wireless Transceivers



**Alireza Zolfaghari**

**Foreword by Behzad Razavi**

# Contents

1. INTRODUCTION	1
1.1 Wireless Networks	1
1.2 GPS	2
1.3 Overview of Topics	3
2. TRANSCEIVER ARCHITECTURE	5
2.1 Introduction	5
2.2 Receiver Architectures	5
2.2.1 Heterodyne Receivers	5
2.2.2 Homodyne Receivers	7
2.2.3 Image-Reject Receivers	9
2.3 Transmitter Architectures	9
2.3.1 Direct-Conversion Transmitters	10
2.3.2 Two-Step Transmitters	10
2.4 Proposed Transceiver Architecture	11
2.5 Compatibility with GPS	14
3. STACKED INDUCTORS AND TRANSFORMERS	17
3.1 Introduction	17
3.2 Definitions of the Quality Factor	18
3.3 Large inductors with high self-resonance frequencies	19
3.4 Derivation of Self-Resonance Frequency	21
3.5 Modification of Stacked Inductors	26
3.6 Stacked Transformers	28
3.7 Experimental Results	32

4. RECEIVER FRONT END	41
4.1 Introduction	41
4.2 Low-Noise Amplifier	41
4.3 RF Mixers	45
4.4 First Downconversion	46
4.5 Second Downconversion	52
4.5.1 Divide-by-Two Circuit	52
4.5.2 Passive Mixers	53
5. TRANSMITTER	57
5.1 Introduction	57
5.2 First Upconversion	58
5.3 Second Upconversion	58
5.4 Power Amplifier	61
6. CHANNEL-SELECT FILTER	67
6.1 Introduction	67
6.2 Noninvasive Filtering	67
6.2.1 General Idea	67
6.2.2 Noise Performance	70
6.2.3 Filter Tuning	72
6.3 Filter Design	74
6.3.1 Bluetooth Signal	74
6.3.2 Single-Tone Interferers	74
6.3.3 Intermodulation Specification	76
6.3.4 Order of Filter	76
6.4 Filter Realization	78
6.4.1 Transconductor Stage	78
6.4.2 Input Transconductor and Parallel Resistor	79
6.4.3 Capacitors	80
6.4.4 Channel-Select Filter	82
7. EXPERIMENTAL RESULTS	87
7.1 Introduction	87
7.2 Test Setup	87
7.2.1 Equipment	87
7.2.2 Test Board	88
7.2.3 Noise Figure Measurements at Low Frequencies	88
7.3 First Prototype: RF Front-End Chip	90
7.4 Second Prototype: Transmitter/Receiver Chip	93
8. CONCLUSION	97
REFERENCES	101

***Contents***

**vii**

**Index**

**105**