



INTERNATIONAL EDITION

Third Edition

CMOS
Digital Integrated
Circuits
Analysis and Design

Sung-Mo Kang
Yusuf Leblebici

M c G R A W - H I L L

CONTENTS

About the Authors x

Preface xi

Chapter 1

Introduction 1

- 1.1 Historical Perspective 1
- 1.2 Objective and Organization of the Book 5
- 1.3 A Circuit Design Example 8
- 1.4 Overview of VLSI Design Methodologies 18
- 1.5 VLSI Design Flow 21
- 1.6 Design Hierarchy 23
- 1.7 Concepts of Regularity, Modularity, and Locality 25
- 1.8 VLSI Design Styles 28
- 1.9 Design Quality 38
- 1.10 Packaging Technology 41
- 1.11 Computer-Aided Design Technology 43
 - Exercise Problems 45

Chapter 2

Fabrication of MOSFETs 48

- 2.1 Introduction 48
- 2.2 Fabrication Process Flow: Basic Steps 49
- 2.3 The CMOS n-Well Process 59
- 2.4 Layout Design Rules 66
- 2.5 Full-Custom Mask Layout Design 66
 - Exercise Problems 73

Chapter 3

MOS Transistor 83

- 3.1 The Metal Oxide Semiconductor (MOS) Structure 83

- 3.2 The MOS System under External Bias 87
- 3.3 Structure and Operation of MOS Transistor (MOSFET) 90
- 3.4 MOSFET Current-Voltage Characteristics 100
- 3.5 MOSFET Scaling and Small-Geometry Effects 115
- 3.6 MOSFET Capacitances 129
 - Exercise Problems 141

Chapter 4

Modeling of MOS Transistors Using SPICE 146

- 4.1 Introduction 146
- 4.2 Basic Concepts 147
- 4.3 The LEVEL 1 Model Equations 149
- 4.4 The LEVEL 2 Model Equations 153
- 4.5 The LEVEL 3 Model Equations 157
- 4.6 State-of-the-Art MOSFET Models 158
- 4.7 Capacitance Models 159
- 4.8 Comparison of the SPICE MOSFET Models 163
 - Appendix: Typical SPICE Model Parameters 165
 - Exercise Problems 168

Chapter 5

MOS Inverters: Static Characteristics 169

- 5.1 Introduction 169
- 5.2 Resistive-Load Inverter 177
- 5.3 Inverters with n-Type MOSFET Load 186
- 5.4 CMOS Inverter 197
 - Exercise Problems 214

Chapter 6**MOS Inverters: Switching Characteristics and Interconnect Effects** 218

- 6.1 Introduction 218
- 6.2 Delay-Time Definitions 220
- 6.3 Calculation of Delay Times 222
- 6.4 Inverter Design with Delay Constraints 230
- 6.5 Estimation of Interconnect Parasitics 241
- 6.6 Calculation of Interconnect Delay 252
- 6.7 Switching Power Dissipation of CMOS Inverters 260
- Appendix: Super Buffer Design 267
- Exercise Problems 270

Chapter 7**Combinational MOS Logic Circuits** 274

- 7.1 Introduction 274
- 7.2 MOS Logic Circuits with Depletion nMOS Loads 275
- 7.3 CMOS Logic Circuits 287
- 7.4 Complex Logic Circuits 294
- 7.5 CMOS Transmission Gates (Pass Gates) 307
- Exercise Problems 317

Chapter 8**Sequential MOS Logic Circuits** 323

- 8.1 Introduction 323
- 8.2 Behavior of Bistable Elements 324
- 8.3 SR Latch Circuit 330
- 8.4 Clocked Latch and Flip-Flop Circuits 336
- 8.5 CMOS D-Latch and Edge-Triggered Flip-Flop 343
- Appendix: Schmitt Trigger Circuit 350
- Exercise Problems 353

Chapter 9**Dynamic Logic Circuits** 357

- 9.1 Introduction 357
- 9.2 Basic Principles of Pass Transistor Circuits 359
- 9.3 Voltage Bootstrapping 370
- 9.4 Synchronous Dynamic Circuit Techniques 374
- 9.5 Dynamic CMOS Circuit Techniques 379
- 9.6 High-Performance Dynamic CMOS Circuits 383
- Exercise Problems 400

Chapter 10**Semiconductor Memories** 405

- 10.1 Introduction 405
- 10.2 Dynamic Random Access Memory (DRAM) 410
- 10.3 Static Random Access Memory (SRAM) 438
- 10.4 Nonvolatile Memory 451
- 10.5 Flash Memory 464
- 10.6 Ferroelectric Random Access Memory (FRAM) 472
- Exercise Problems 475

Chapter 11**Low-Power CMOS Logic Circuits** 481

- 11.1 Introduction 481
- 11.2 Overview of Power Consumption 482
- 11.3 Low-Power Design Through Voltage Scaling 493
- 11.4 Estimation and Optimization of Switching Activity 504
- 11.5 Reduction of Switched Capacitance 510
- 11.6 Adiabatic Logic Circuits 512
- Exercise Problems 520

Chapter 12**BiCMOS Logic Circuits** 521

- 12.1 Introduction 521
- 12.2 Bipolar Junction Transistor (BJT): Structure and Operation 524
- 12.3 Dynamic Behavior of BJTs 536
- 12.4 Basic BiCMOS Circuits: Static Behavior 543
- 12.5 Switching Delay in BiCMOS Logic Circuits 545
- 12.6 BiCMOS Applications 551
 - Exercise Problems 554

Chapter 13**Chip Input and Output (I/O) Circuits** 558

- 13.1 Introduction 558
- 13.2 ESD Protection 559
- 13.3 Input Circuits 562
- 13.4 Output Circuits and $L(di/dt)$ Noise 567
- 13.5 On-Chip Clock Generation and Distribution 571
- 13.6 Latch-Up and Its Prevention 576
 - Exercise Problems 583

Chapter 14**Design for Manufacturability** 585

- 14.1 Introduction 585
- 14.2 Process Variations 586

- 14.3 Basic Concepts and Definitions 588
- 14.4 Design of Experiments and Performance Modeling 594
- 14.5 Parametric Yield Estimation 602
- 14.6 Parametric Yield Maximization 607
- 14.7 Worst-Case Analysis 609
- 14.8 Performance Variability Minimization 615
 - Exercise Problems 618

Chapter 15**Design for Testability** 622

- 15.1 Introduction 622
- 15.2 Fault Types and Models 622
- 15.3 Controllability and Observability 626
- 15.4 Ad Hoc Testable Design Techniques 627
- 15.5 Scan-Based Techniques 630
- 15.6 Built-In Self Test (BIST) Techniques 632
- 15.7 Current Monitoring I_{DDQ} Test 635
 - Exercise Problems 636

References 637**Index** 641