PHASE LOCK LOOPS

AND FREQUENCY SYNTHESIS

VENCESLAV F. KROUPA



Contents

P	Preface	
1	Basic Equations of the PLLs	1
	1.1 Introduction	1
	1.2 Basic Equations of the PLLs	1
	1.3 Solution of the Basic PLL Equation in the Time Domain	4
	1.3.1 Solution in the Closed Form	4
	1.3.2 Linearized Solution	5
	1.4 Solution of Basic PLL Equations in the Frequency Domain	6
	1.5 Order and Type of PLLs	7
	1.5.1 Order of PLLs	8
	1.5.2 Type of PLLs	9
	1.5.3 Steady State Errors	9
	1.6 Block Diagram Algebra	10
	References	12
2	PLLs of the First and Second Order	13
	2.1 PLLs of the First Order	13
	2.2 PLLs of the Second Order	15
	2.2.1 A Simple RC Filter	15
	2.2.2 Phase Lag-lead RRC or RCC Filter	17
	2.3 PLLs of the Second Order of Type 2	20
	2.3.1 PLLs of the Second Order of Type 2 with Voltage Output PD	21
	2.3.2 PLLs of the Second Order of Type 2 with Current Output Phase	
	Detector	23
	2.4 Second-order PLLs with Frequency Dividers in the Feedback Path	26
	References	27
3	PLLs of the Third and Higher Orders	29
	3.1 General Open-loop Transfer Function $G(s)$	30
	3.1.1 Additional RC Section	30
	3.1.2 Two RC Sections	30

viii CONTENTS

		3.1.3 Active Second-order Low-pass Filter	32
		3.1.4 Twin-T RC Filter	33
		3.1.5 PLLs with a Selective Filter in the Feedback Path	35
		3.1.6 Time Delays in PLLs	38
	3.2	Higher-order Type 2 PLLs	41
		3.2.1 Third-order Loops: Lag-lead Filter with Additional RC Section	41
		3.2.2 Third-order Loop: Second-order Lag Filter Plus RC Section	43
		3.2.3 Fourth-order Loops	46
		3.2.4 Fifth-order Loops	49
	3.3	PLLs with Transmission Blocks in the Feedback Path	55
		3.3.1 Divider in the Feedback Path	55
		3.3.2 IF Filter in the Feedback Path	56
		3.3.3 IF Filter and Divider in the Feedback Path	56
	3.4	Sampled Higher-order Loops	56
		3.4.1 Third-order Loops with the Current Output Phase Detector	56
	3.5	Higher-order Loops of Type 3	59
	3.6	Computer Design of a Higher-order PLL	60
		References	63
4	Stal	bility of the PLL Systems	65
		Hurwitz Criterion of Stability	66
		Computation of the Roots of the Polynomial $P(s)$	68
		Expansion of the Function $1/[1+G(s)]$ into a Sum of Simple Fractions	69
		4.3.1 Polynomial $S(s)$ Contains Simple Roots Only	69
		4.3.2 Polynomial $S(s)$ Contains a Pair of Complex Roots	69
		4.3.3 Polynomial $S(s)$ Contains Multiple-order Roots	70
	4.4	The Root-locus Method	70
		Frequency Analysis of the Transfer Functions – Bode Plots	73
		4.5.1 Bode Plots	74
		4.5.2 Polar Diagrams	8
	4.6	Nyquist Criterion of Stability	8.
		The Effective Damping Factor	8
		Appendix	9
		References	9
5	Tra	cking	9:
_		Transients in PLLs	9 .
	J.1	5.1.1 Transients in First-order PLLs	9.
		5.1.2 Transients in Second-order PLLs	9.
		5.1.3 Transients in Higher-order Loops	10
	5.2	Periodic Changes	10
	٠.2	5.2.1 Phase Modulation of the Input Signal	10
		5.2.2 Frequency Modulation of the Input Signal	10
		are a confermal area and are are such as a con-	

		CONTENTS	ix
	5.3 Discrete Spurious Signals		105
	5.3.1 Small Discrete Spurious Signals at the Input		105
	5.3.2 Small Spurious Signals at the Output of the Phase	Detector	107
	5.3.3 Small Spurious Signals at the Output of the PLLs		109
	References		110
6	Working Ranges of PLLs		111
	6.1 Hold-in Range		111
	6.1.1 Phase Detector with the Sine Wave Output		112
	6.1.2 The PD with Triangular Output		112
	6.1.3 The PD with a Sawtooth Wave Output		112
	6.1.4 Sequential Phase Frequency Detectors		113
	6.2 The Pull-in Range		113
	6.2.1 PLLs of the First Order		117
	6.2.2 PLLs of the Second Order		118
	6.3 Lock-in Range		125
	6.3.1 PLLs of the First Order		127
	6.3.2 PLLs of the Second Order		128
	6.4 Pull-out Frequency		130
	6.5 Higher-order PLLs and Difficulties with Locking		132
	6.5.1 False Locking		133
	6.5.2 Locking on Sidebands		134
	6.5.3 Locking on Harmonics		134
	6.5.4 Locking on Mirror Frequencies		135
	References		136
7	Acquisition of PLLs		137
	7.1 The Pull-in Time		137
	7.1.1 The Pull-in Time of a PLL with Sine Wave PD		138
	7.1.2 The Pull-in Time of a PLL with Sawtooth Wave P		140
	7.1.3 The Pull-in Time of a PLL with Triangular Wave 1	PD	141
	7.2 The Lock-in Time		141
	7.3 Aided Acquisition		142
	7.3.1 Pretuning of the VCO		142
	7.3.2 Forced Tuning of the VCO		142
	7.5.5 Assistance of the Trequency Discriminator	· · ·	143
	7.3.4 Increasing the PLL Bandwidth		145
	7.4 Time to Unlock		148
	References		148
8	Basic Blocks of PLLs		149
	8.1 Filters with Operational Amplifiers		149

.

x CONTENTS

	8.2	Integrators	152
		8.2.1 Active Integrators with Operation Amplifiers	152
		8.2.2 Passive Integrators	152
	8.3	Mixers	152
		8.3.1 Multiplicative Mixers	153
		8.3.2 Switching Mixers	155
		8.3.3 Ring Modulators	156
	8.4	Phase Detectors	158
		8.4.1 A Simple Switch	158
		8.4.2 Ring Modulators	158
		8.4.3 Sampling Phase Detectors	160
		8.4.4 Digital Phase Detectors	164
	8.5	Frequency Dividers	172
		8.5.1 Regenerative Frequency Dividers	172
		8.5.2 Digital Frequency Dividers	173
	8.6	Digital Circuits	180
		8.6.1 Gates – the Logic Levels and Symbols	181
		8.6.2 Flip-flops	183
		References	187
9	Noi	se and Time Jitter	. 189
	9.1	Introduction	189
	9.2	Types of Noise	189
		9.2.1 White Noise	190
		9.2.2 Flicker or $1/f$ Noise	194
		9.2.3 Noise $1/f^2$	195
		9.2.4 Piece-wise Approximations of Noise Characteristics	196
	9.3	Mathematical Theory of Noise	197
		9.3.1 Frequency Domain	197
		9.3.2 Time Domain	199
		9.3.3 Conversion Between Frequency and Time	
		Domain Measures	199
		9.3.4 Phase and Time Jitter	200
		9.3.5 Small and Band-limited Perturbations of Sinusoidal Signals	203
	9.4	Component Noises	205
		9.4.1 Amplifiers	205
		9.4.2 Frequency Dividers	206
		9.4.3 Phase Detectors	208
		9.4.4 Noises Associated with Loop Filters	208
		9.4.5 Oscillators	211
		9.4.6 Oscillator Properties	215
		9.4.7 Phase Noise in PLLs	220
		9.4.8 Application of PLLs for Noise Measurement	223

C	ONTENTS	Хi
9.5 PLL Noise Bandwidth		225
9.6 Appendix: Properties of Ring Oscillators		225
References		229
10 Digital DLLs (Sampled Systems)		221
10 Digital PLLs (Sampled Systems) 10.1 Fundamentals of the z-Transform		231
10.1 Pundamentals of the 2-Transform 10.2 Principles of Digital Feedback Systems		231
10.2 Thicipies of Digital Feedback Systems 10.3 Major Building Blocks of DPLLs		239
10.3.1 Digital Phase Detectors		240
10.3.2 Digital Filters		240 244
10.3.3 Digital Oscillators		244
10.4 Digital Phase-locked Loops (DPLLs)		
10.4.1 Digital Phase-locked Loops of the First Order		249 249
10.4.2 Digital Phase-locked Loops of the Second Order		250
10.5 Transient Response Evaluation for Steady and Periodic Char	van of	230
Input Phase and Frequency	iges of	252
10.6 Loop Noise Bandwidth of Digital PLLs		252
References		253 254
		237
11 PLLs in Frequency Synthesis		255
11.1 Historical Introduction		256
11.2 Gearboxes		258
11.3 Frequency Synthesis		259
11.3.1 Single-frequency Synthesizers		259
11.3.2 Multiple Output Frequency Synthesizers		260
11.4 Mathematical Theory of Frequency Synthesis		260
11.4.1 Approximation of Real Numbers		260
11.5 Direct Digital Frequency Synthesizers		267
11.5.1 Spurious Signals in DDFSs		268
11.5.2 Phase and Background Noise in DDFSs		273
References		273
12 PLLs and Digital Frequency Synthesizers		275
12.1 Integer-N PLL Digital Frequency Synthesizers		275
12.1.1 Spurious Signals in Integer-N PLL Digital Frequency		213
Synthesizers		276
12.1.2 Background Noise in Integer-N PLL Digital Frequence	ev.	270
Synthesizers	~J	279
12.2 Fractional-N PLL Digital Frequency Synthesizers		280
12.2.1 Spurious Signals in Fractional-N PLL Digital Frequen	nev	200
Synthesizers	.~ <i>j</i>	282
12.2.2 Reduction of Spurious Signals		_0_
in Fractional-N PLL-DDFSs		287

xii CONTENTS

12.3 Sigma-Delta Fractional-N PLL Digital Frequency Synthesizers	289
12.3.1 Operation of the Σ - Δ Modulator in the z-Transform	
Notation	290
12.3.2 Solution with the Assistance of the Fourier Series	292
12.3.3 Noise and Spurious Signals in PLL Frequency Synthesizers	
with Sigma-Delta Modulators (SDQ)	295
12.3.4 Spurious Signals in Practical PLL Systems with	
Sigma-Delta Modulators	298
12.4 Appendix	301
References	303
Appendix List of Symbols	305
Index	315