

INTERNATIONAL EDITION



# **Digital Signal Processors**

**Architecture, Programming and Applications**

**B Venkataramani  
M Bhaskar**

# Contents

<i>Preface</i>	vii
<i>Acknowledgements</i>	ix
<b>1. An Overview of Digital Signal Processing and Its Applications</b>	<b>1</b>
1.1 Signals and Their Origin	1
1.2 Noise	1
1.3 Filters and Noise	2
1.4 Correlators	2
1.5 Convolution and Inverse Filtering	3
1.6 Fourier Transform and Convolution Theorem	3
1.7 Sampling Theorem and Discrete Time System	4
1.8 Linearity, Shift Invariance, Causality and Stability of Discrete Time Systems	5
1.9 Z Transform	5
1.10 Frequency Response of LTI Discrete Time System	7
1.11 Digital Signal Processing	8
1.12 Advantages of Digital Signal Processing (DSP)	8
1.13 DSP in the Sample and Transform Domain	9
1.14 Fast Fourier Transform (FFT)	10
1.15 Digital Filters	13
1.16 Finite Wordlength Effect in Digital Filters	20
1.17 Multirate Signal Processing	20
1.18 Discrete Wavelet Transform	25
1.19 Adaptive Filters	27
1.20 Discrete Cosine Transform and Image Data Compression	28
1.21 Linear Predictive Coder and Speech Compression	32
<i>Review Questions</i>	32
<i>Self-test Questions</i>	37
<b>2. Introduction to Programmable DSPs</b>	<b>40</b>
2.1 Multiplier and Multiplier Accumulator (MAC)	40

2.2	Modified Bus Structures and Memory Access Schemes in P-DSPs	41
2.3	Multiple Access Memory	43
2.4	Multiported Memory	43
2.5	VLIW Architecture	44
2.6	Pipelining	45
2.7	Special Addressing Modes in P-DSPs	47
2.8	On-Chip Peripherals	49
	<i>Review Questions</i>	53
	<i>Self-test Questions</i>	54
<b>3.</b>	<b>Architecture of TMS320C5X</b>	<b>56</b>
3.1	Introduction	56
3.2	Bus Structure	57
3.3	Central Arithmetic Logic Unit (CALU)	59
3.4	Auxiliary Register ALU (ARAU)	59
3.5	Index Register (INDX)	60
3.6	Auxiliary Register Compare Register (ARCR)	60
3.7	Block Move Address Register (BMAR)	60
3.8	Block Repeat Registers (RPTC, BRRC, PASR, PAER)	60
3.9	Parallel Logic Unit (PLU)	60
3.10	Memory-Mapped Registers	60
3.11	Program Controller	61
3.12	Some Flags in the Status Registers	61
3.13	On-Chip Memory	62
3.14	On-Chip Peripherals	64
	<i>Review Questions</i>	66
	<i>Self-test Questions</i>	66
<b>4.</b>	<b>TMS320C5X Assembly Language Instructions</b>	<b>69</b>
4.1	Assembly Language Syntax	69
4.2	Addressing Modes	70
4.3	Load/Store Instructions	76
4.4	Addition/Subtraction Instructions	78
4.5	Move Instructions	79
4.6	Multiplication Instructions	82
4.7	The NORM Instruction	85
4.8	Program Control Instructions	86
4.9	Peripheral Control	89
	<i>Review Questions</i>	96
	<i>Self-test Questions</i>	97
<b>5.</b>	<b>Instruction Pipelining in C5X</b>	<b>100</b>
5.1	Pipeline Structure	100
5.2	Pipeline Operation	100
5.3	Normal Pipeline Operation	101

	<i>Review Questions</i>	108	
	<i>Self-test Questions</i>	110	
<b>6.</b>	<b>Application Programs in C5X</b>		<b>111</b>
6.1	'C50-based DSP Starter Kit (DSK)	111	
6.2	Programs for Familiarisation of the Addressing Modes	117	
6.3	Program for Familiarisation of Arithmetic Instructions	121	
6.4	Programs in C5X for Processing Real-Time Signals	125	
	<i>Review Questions</i>	155	
	<i>Self-test Questions</i>	156	
<b>7.</b>	<b>Architecture of TMS320C3X</b>		<b>159</b>
7.1	Introduction	159	
7.2	An Overview of TMS320C3X Devices	159	
7.3	Internal Architecture	160	
7.4	Central Processing Unit (CPU)	161	
7.5	CPU Register File	162	
7.6	Memory Organisation	168	
7.7	Cache Memory	171	
7.8	Peripherals	173	
	<i>Review Questions</i>	177	
	<i>Self-test Questions</i>	178	
<b>8.</b>	<b>Addressing Modes and Assembly Language Instructions of 'C3X</b>		<b>180</b>
8.1	Data Formats	180	
8.2	Addressing Modes	182	
8.3	Groups of Addressing Modes	190	
8.4	Assembly Language Instructions	192	
	<i>Review Questions</i>	212	
	<i>Self-test Questions</i>	212	
<b>9.</b>	<b>Application Programs in C3X</b>		<b>215</b>
9.1	TMS320C3X Starter Kit (DSK)	215	
9.2	Example Programs for Addressing Modes	220	
9.3	Generation and Finding the Sum of Series	228	
9.4	Convolution of Two Sequences	231	
9.5	Processing Real Time Signals with C3X Kit	233	
9.6	Serial Port	238	
9.7	Capture and Display of Sine Wave	246	
	<i>Review Questions</i>	253	
	<i>Self-test Questions</i>	253	
<b>10.</b>	<b>An Overview of TMS320C54X</b>		<b>255</b>
10.1	Introduction	255	
10.2	Architecture of 54X	255	
10.3	'54X Buses	258	

10.4	Internal Memory Organisation	258	
10.5	Central Processing Unit (CPU)	259	
10.6	Arithmetic Logic Unit (ALU)	265	
10.7	Barrel Shifter	266	
10.8	Multiplier/Adder Unit	267	
10.9	Compare, Select and Store Unit (CSSU)	269	
10.10	Exponent Encoder	269	
10.11	The C54X Pipeline	269	
10.12	On-Chip Peripherals	270	
10.13	External Bus Interface	272	
10.14	Data Address Generation Logic (DAGEN)	272	
10.15	Program Address Generation Logic (PAGEN)	272	
	<i>Review Questions</i>	289	
	<i>Self-test Questions</i>	289	
<b>11.</b>	<b>TMS320C54X Assembly Language Instructions</b>		<b>290</b>
11.1	Data Addressing in C54X	290	
11.2	Arithmetic Instructions	301	
11.3	Move Instructions of 54X	310	
11.4	Load /Store Instructions of 54X	311	
11.5	Logical Instructions	313	
11.6	Control Instructions	314	
11.7	Conditional Store Instructions	316	
11.8	Repeat Instructions of '54X	317	
11.9	Instructions for Bit Manipulations	317	
11.10	Some Special Control Instructions	319	
11.11	I/O Instructions of 54X	321	
11.12	Parallel Instructions	321	
11.13	LMS Instruction	322	
	<i>Review Questions</i>	322	
	<i>Self-test Questions</i>	323	
<b>12.</b>	<b>Application Programs in C54X</b>		<b>327</b>
12.1	Pipeline Operation	327	
12.2	Code Composer Studio	333	
12.3	An Overview of the C5402-Based DSK	338	
12.4	Introduction to C54X Assembly Language Programming	339	
12.5	Applications Programs in C54X	344	
	<i>Review Questions</i>	359	
	<i>Self-test Questions</i>	361	
<b>13.</b>	<b>An Overview of TMS320C6X DSPs</b>		<b>363</b>
13.1	Introduction	363	
13.2	Features of TMS320C62X Processors	363	
13.3	Internal Architecture	364	

- 13.4 Central Processing Unit and Data Paths 364
- 13.5 Functional Units and Its Operations 365
- 13.6 Addressing Modes in C6X 366
- 13.7 Memory Architecture 367
- 13.8 External Memory Accesses 368
- 13.9 Pipeline Operation 369
- 13.10 Peripherals 370
- 13.11 Program Development 371
  - Review Questions* 371
  - Self-test Questions* 372

## 14. An Overview of Motorola DSP563XX Processors

373

- 14.1 Data ALU 373
- 14.2 Multiplier–Accumulator (MAC) 375
- 14.3 Address Generation Unit (AGU) 375
- 14.4 Program Control Unit (PCU) 377
- 14.5 JTAG TAP and OnCE Module 377
- 14.6 On-chip Peripherals 378
- 14.7 On-chip Memory 379
- 14.8 Internal Buses 379
- 14.9 Direct Memory Access (DMA) 379
- 14.10 Instruction Set of DSP56300 Family Processors Addressing Modes 380
- 14.11 Summary of the Instruction Set 382
- 14.12 Comparison of the Features of the DSP56300 Family Processors 387
  - Review Questions* 389
  - Self-test Questions* 389

## 15. Recent Trends in DSP System Design

387

- 15.1 An Overview of the Application Notes on DSP Systems 391
- 15.2 FPGA-Based DSP System Design 393
  - Answers to Selected Questions* 402
  - Bibliography* 406
  - Index* 409