

**Digital Electronics**

**Laboratory Experiments Using the  
Xilinx® XC95108™ CPLD with Xilinx®  
Design and Simulation Software**

**SECOND  
EDITION**

**Digital Electronics Laboratory E**



James W. Stewart

Chao-Ying Wang

# CONTENTS

---

Preface.....	v
Vendors.....	vi
Introduction.....	vii
<b>1. TTL EXPERIMENTS .....</b>	<b>1</b>
Experiment 1 Basic Gates 1: AND, NOT, NAND .....	3
Experiment 2 Basic Gates 2: OR, NOR.....	13
Experiment 3 A Combinational Circuit .....	21
Experiment 4 The Cross-Coupled Latch & Switch De-Bouncing.....	27
<b>2. CPLD EXPERIMENTS .....</b>	<b>33</b>
Experiment 1 AND Gates & OR Gates .....	35
Experiment 2 Inverting Logic: NOT, NAND, & NOR .....	51
Experiment 3 Boolean Laws, Rules & DeMorgan's Theorem.....	65
Experiment 4 XOR & XNOR Gates with Applications .....	77
Experiment 5 Use of XOR/XNOR Gates to Generate & Check Parity.....	95
Experiment 6 Karnaugh Maps .....	105
Experiment 7 Binary Adders .....	115
Experiment 8 Decoders & Applications .....	125
Experiment 9 Encoders & Application to a 7-Segment Display Driver.....	137
Experiment 10 Multiplexers & Demultiplexers .....	151
Experiment 11 Latches: S-R & D-Type.....	161
Experiment 12 Flip-Flops: J-K & D-Type.....	169
Experiment 13 Asynchronous Counters .....	177
Experiment 14 TTL-Equivalent Library Counters .....	185
Experiment 15 Sequential Design in HDL: A Synchronous Counter .....	193
Experiment 16 Shift Registers & Ring Counters.....	207
Experiment 17 Sequential Design in HDL: Registers .....	219
Experiment 18 Timing Circuits: Oscillators & One-Shots.....	231
Experiment 19 Digital to Analog Converter .....	239
Experiment 20 Analog to Digital Converter.....	249
Experiment 21 The 256x8 RAM Module .....	261
<b>3. APPENDICES .....</b>	<b>269</b>
Appendix A References .....	271
Appendix B Glossary .....	273
Appendix C Parallel Ports.....	283
Appendix D 74LS00 TTL Data Sheet .....	285
Appendix E PLDT-3 User's Manual .....	287
Appendix F XESS Data Sheet .....	303