



Digital Fundamentals: Experiments and Concepts with CPLDs



Chartrand

Contents



Preface

vii

Lab 1: Binary Numbers, UP Board Switches, and UP Board LEDs	1
Introductory Information	1
PowerPoint Presentation	10
Lab Work Procedures	
Convert Binary and Decimal Numbers	10
Altera UP Board Switches and LEDs	11
Lab 2: Logic Gate Fundamentals	15
Introduction Information	15
PowerPoint Presentation	20
Lab Work Procedure	
Test the Operation of the NOT, the AND, and the OR Gates	
Using the Altera UP Board	20
Lab 3: Vending Machine System	45
Introduction Information	45
PowerPoint Presentation	48
Lab Work Procedure	
Implement a Simple Combinational Logic Gate Vending Machine System	48
Lab 4: Serial Data Control Systems	53
Introductory Information	53
PowerPoint Presentation	64
Lab Work Procedures	
Alternate Gate Symbols and Serial Data Fundamentals	65
Serial Data Control Systems Made Up of AND, OR, NAND, NOR, and XOR Gates	67
Lab 5: VHDL Vending Machine System	77
Introductory Information	77
Lab Work Procedures	
Defining a VHDL Vending Machine	81
Using the VHDL Vending Machine in a Design	85
Lab 6: VHDL Sound Meter	93
Introductory Information	93
Lab Work Procedures	
VHDL Digital Sound Meter: Version 1	94
VHDL Digital Sound Meter: Version 2	95

Lab 7: Converting an Older IC Technology Drill Machine System to VHDL	99
Introductory Information	.99
PowerPoint Presentation	.108
Lab Work Procedures	
Generate a Truth Table from an Equation	.108
Generate a Truth Table for Sections of the Equation	.109
Convert a Diagram to a Truth Table	.110
Convert a Diagram to an Equation	.111
Drill Machine System	.111
 Lab 8: SR Flip-Flop Fundamentals	 117
Introductory Information	.117
PowerPoint Presentation	.125
Lab Work Procedures	
Test the Operation of an SR Flip-Flop	.126
Draw Waveforms for an SR Flip-Flop System	.129
Add Memory to the Drill Machine System of Lab 7	.130
 Lab 9: D Flip-Flops, Shift Registers, and Switch Bounce	 131
Introductory Information	.131
PowerPoint Presentation	.137
Lab Work Procedures	
Test a 4-Bit Shift Register <i>with</i> Switch Bounce	.137
Test a 4-Bit Shift Register <i>without</i> Switch Bounce	.138
 Lab 10: Serial Data Transfer System	 145
Introductory Information	.145
PowerPoint Presentation	.151
Lab Work Procedures	
Prepare the Disk for Lab 10	.151
Test a Loadable 4-Bit Shift Register	.151
Test a Serial Data Transfer System	.154
 Lab 11: Data Registers and Parallel Data Transfer Systems	 159
Introductory Information	.159
PowerPoint Presentation	.161
Lab Work Procedures	
Test a 4-Bit Data Register	.162
Test a Parallel Data Transfer System	.163
 Lab 12: JK Flip-Flop Fundamentals	 165
Introductory Information	.165
PowerPoint Presentation	.169
Lab Work Procedures	
Prepare the Disk for Lab 12	.169
Test the Operation of a JK Flip-Flop	.169
Test the Operation of a Two-Stage JK Flip-Flop System	.172

Lab 13: Binary Counter Systems	175
Introductory Information175
PowerPoint Presentation181
Lab Work Procedures	
Prepare the Disk for Lab 13181
Use the Altera <i>4count</i> Symbol to Test the Operation of a Counter181
 Lab 14: Counter Feedback and Cascading Counters	 185
Introductory Information185
PowerPoint Presentation194
Lab Work Procedures	
Prepare the Disk for Lab 14194
Build a Mod 10 Binary Counter194
Build a Mod 20 Binary Counter197
 Lab 15: BCD Counters and Frequency Division	 199
Introductory Information199
PowerPoint Presentation203
Lab Work Procedures	
Prepare the Disk for Lab 15203
Build a Mod 100 BCD Counter204
Use <i>lpm_counter</i> Symbol to Build a 32-Bit Frequency Divider205
 Lab 16: VHDL Counters and VHDL Shift Registers	 209
Lab Work Procedures	
Test a 4-Bit VHDL Binary Counter209
Test a 4-Bit VHDL BCD Counter211
Text a 4-Bit VHDL Shift Register214
Design a VHDL Switch Debounce System216
 Lab 17: Project Lab: Parking Garage Controller System	 219
Lab Work Procedure	
Design a Parking Garage System219
 Lab 18: Project Lab: VHDL Four-Floor Elevator Controller System	 221
Lab Work Procedure	
Design an Elevator System221
 Lab 19: Project Lab: VHDL Board Game Spinner System	 225
Lab Work Procedure	
Design a Game Spinner System225
 Lab 20: Project Lab: VHDL Traffic Light Controller System	 227
Lab Work Procedure	
Design a VHDL Traffic Light Controller System227

*Appendix A***231***Appendix B***233***Appendix C***239***Index***241**