


Digital Logic Simulation and CPLD Programming with VHDL



Steve Waterman

Table of Contents

Lab	Name	Page
Section 1: Asynchronous Circuits		
1.	Logic Gates	1
2.	Boolean Laws, Principles, and Rules	17
3.	Combinational Logic Circuits	37
4.	Implementing Logic Designs	43
5.	Implementing Logic Designs with VHDL.....	61
6.	Adders	73
7.	Adding and Subtracting	85
8.	Comparators	101
9.	Parity	111
10.	Encoders	121
11.	Decoders	131
12.	Multiplexers	139
13.	Demultiplexers	149
14.	Latches	159
15.	The 555 Timer	171
Section 2: Synchronous Circuits		
16.	Flip-Flops	179
17.	Asynchronous Counters	191
18.	Synchronous Counters	201
19.	Shift Registers	215
Section 3: Library of Paramatize Modules (LPM functions)		
20.	LPM_And	227
21.	LPM_Add	233
22.	LPM_Compare	235
23.	LPM_Decode	239

24.	LPM_MUX	245
25.	LPM_COUNTER	247
26.	LPM_SHIFTREG	253
	Project 1: Student Number – Telephone Number	259
	Project 2: Five Sources – Six Loads	261
	Project 3: Mod 60 Counter	263
	Project 4: Register Patterns	265
	Project 5: Digital Clock	267
	Project 6: Keyboard Interface	269
	Project 7: Asynchronous Serial Data Transceiver	271
Section 4: Appendices		
	Appendix A: How Do I...	273
	Appendix B: Error Messages	283
	Appendix C: Programming the 7128S	289
	Appendix D: VHDL Reference	291
	Appendix E: Wiring Circuits	299