

INTERNATIONAL EDITION



DIGITAL SYSTEMS

9TH EDITION

PRINCIPLES AND APPLICATIONS

**Ronald J. Tocci, Neal S. Widmer,
and Gregory L. Moss**



CONTENTS

CHAPTER 1 Introductory Concepts **2**

- 1-1 Numerical Representations 4
- 1-2 Digital and Analog Systems 5
- 1-3 Digital Number Systems 9
- 1-4 Representing Binary Quantities 13
- 1-5 Digital Circuits/Logic Circuits 15
- 1-6 Parallel and Serial Transmission 16
- 1-7 Memory 18
- 1-8 Digital Computers 18

CHAPTER 2 Number Systems and Codes **24**

- 2-1 Binary-to-Decimal Conversions 26
- 2-2 Decimal-to-Binary Conversions 27
- 2-3 Octal Number System 30
- 2-4 Hexadecimal Number System 33
- 2-5 BCD Code 38
- 2-6 Putting It All Together 40
- 2-7 The Byte, Nibble, and Word 41
- 2-8 Alphanumeric Codes 42
- 2-9 Parity Method for Error Detection 45
- 2-10 Applications 48

CHAPTER 3 Describing Logic Circuits

56

- 3-1 Boolean Constants and Variables 58
- 3-2 *Truth Tables* 59
- 3-3 OR Operation with OR Gates 60
- 3-4 AND Operation with AND Gates 64
- 3-5 NOT Operation 67
- 3-6 Describing Logic Circuits Algebraically 68
- 3-7 Evaluating Logic-Circuit Outputs 70
- 3-8 Implementing Circuits from Boolean Expressions 72
- 3-9 NOR Gates and NAND Gates 74
- 3-10 Boolean Theorems 77
- 3-11 DeMorgan's Theorems 81
- 3-12 Universality of NAND Gates and NOR Gates 85
- 3-13 Alternate Logic-Gate Representations 89
- 3-14 Which Gate Representation to Use 92
- 3-15 IEEE/ANSI Standard Logic Symbols 97
- 3-16 Summary of Methods to Describe Logic Circuits 99
- 3-17 Description Languages Versus Programming Languages 101
- 3-18 Implementing Logic Circuits with PLDs 103
- 3-19 HDL Format and Syntax 105
- 3-20 Intermediate Signals 108

CHAPTER 4 Combinational Logic Circuits

120

- 4-1 Sum-of-Products Form 122
- 4-2 Simplifying Logic Circuits 123
- 4-3 Algebraic Simplification 124
- 4-4 Designing Combinational Logic Circuits 129
- 4-5 Karnaugh Map Method 136
- 4-6 Exclusive-OR and Exclusive-NOR Circuits 147
- 4-7 Parity Generator and Checker 153
- 4-8 Enable/Disable Circuits 155
- 4-9 Basic Characteristics of Digital ICs 157
- 4-10 Troubleshooting Digital Systems 164
- 4-11 Internal Digital IC Faults 166
- 4-12 External Faults 170
- 4-13 Troubleshooting Case Study 172
- 4-14 Programmable Logic Devices 174
- 4-15 Representing Data in HDL 181
- 4-16 Truth Tables Using HDL 185
- 4-17 Decision Control Structures in HDL 188

-
- 5-1 NAND Gate Latch 215
 - 5-2 NOR Gate Latch 220
 - 5-3 Troubleshooting Case Study 223
 - 5-4 Clock Signals and Clocked Flip-Flops 225
 - 5-5 Clocked S-Ç Flip-Flop 227
 - 5-6 Clocked J-K Flip-Flop 231
 - 5-7 Clocked D Flip-Flop 233
 - 5-8 *D* Latch (Transparent Latch) 235
 - 5-9 Asynchronous Inputs 237
 - 5-10 IEEE/ANSI Symbols 240
 - 5-11 Flip-Flop Timing Considerations 242
 - 5-12 Potential Timing Problem in FF Circuits 245
 - 5-13 Master/Slave Flip-Flops 247
 - 5-14 Flip-Flop Applications 247
 - 5-15 Flip-Flop Synchronization 248
 - 5-16 Detecting an Input Sequence 249
 - 5-17 Data Storage and Transfer 250
 - 5-18 Serial Data Transfer: Shift Registers 252
 - 5-19 Frequency Division and Counting 256
 - 5-20 Microcomputer Application 260
 - 5-21 Schmitt-Trigger Devices 261
 - 5-22 One-Shot (Monostable Multivibrator) 263
 - 5-23 Analyzing Sequential Circuits 266
 - 5-24 Clock Generator Circuits 268
 - 5-25 Troubleshooting Flip-Flop Circuits 270
 - 5-26 Sequential Circuits Using HDL 275
 - 5-27 Edge-Triggered Devices 278
 - 5-28 HDL Circuits with Multiple Components 285

-
- 6-1 Binary Addition 306
 - 6-2 Representing Signed Numbers 307
 - 6-3 Addition in the 2's-Complement System 314
 - 6-4 Subtraction in the 2's-Complement System 315
 - 6-5 Multiplication of Binary Numbers 317
 - 6-6 Binary Division 318
 - 6-7 BCD Addition 319
 - 6-8 Hexadecimal Arithmetic 321
 - 6-9 Arithmetic Circuits 324
 - 6-10 Parallel Binary Adder 325

- 6-11 Design of a Full Adder 327
- 6-12 Complete Parallel Adder with Registers 330
- 6-13 Carry Propagation 332
- 6-14 Integrated-Circuit Parallel Adder 333
- 6-15 2's-Complement System 335
- 6-16 BCD Adder 339
- 6-17 ALU Integrated Circuits 342
- 6-18 IEEE/ANSI Symbols 346
- 6-19 Troubleshooting Case Study 347
- 6-20 Using TTL Library Functions with HDL 348
- 6-21 Logical Operations on Bit Arrays 354
- 6-22 HDL Adders 356
- 6-23 Expanding the Bit Capacity of a Circuit 359

CHAPTER 7 Counters and Registers

378

PART 1

- 7-1 Asynchronous (Ripple) Counters 380
- 7-2 Counters with MOD Numbers $< 2^N$ 383
- 7-3 IC Asynchronous Counters 389
- 7-4 Asynchronous Down Counter 394
- 7-5 Propagation Delay in Ripple Counters 396
- 7-6 Synchronous (Parallel) Counters 398
- 7-7 Synchronous Down and Up/Down Counters 401
- 7-8 Presetable Counters 402
- 7-9 The 74ALS193/HC193 404
- 7-10 More on the IEEE/ANSI Dependency Notation 410
- 7-11 Decoding a Counter 412
- 7-12 Decoding Glitches 415
- 7-13 Cascading BCD Counters 418
- 7-14 Synchronous Counter Design 419
- 7-15 Basic Counters Using HDL 427
- 7-16 Full-Featured Counters in HDL 434
- 7-17 LPM Counters 438
- 7-18 State Machines 440

PART 2

- 7-19 Integrated-Circuit Registers 445
- 7-20 Parallel In/Parallel Out—The 74ALS174/74HC174 445
- 7-21 Serial In/Serial Out—The 4731B 447
- 7-22 Parallel In/Serial Out—The 74ALS165/74HC165 448
- 7-23 Serial In/Parallel Out—The 74ALS164/74HC164 449
- 7-24 IEEE/ANSI Register Symbols 451
- 7-25 Shift-Register Counters 453
- 7-26 Troubleshooting 457

- 7-27 HDL Registers 459
- 7-28 HDL Ring Counters 465
- 7-29 HDL One-Shots 466

CHAPTER 8 Integrated-Circuit Logic Families

494

- 8-1 Digital IC Terminology 496
- 8-2 The TTL Logic Family 504
- 8-3 TTL Data Sheets 509
- 8-4 TTL Series Characteristics 513
- 8-5 TTL Loading and Fan-Out 516
- 8-6 Other TTL Characteristics 521
- 8-7 MOS Technology 525
- 8-8 Digital MOSFET Circuits 527
- 8-9 Complementary MOS Logic 528
- 8-10 CMOS Series Characteristics 530
- 8-11 Low-Voltage Technology 537
- 8-12 Open-Collector/Open-Drain Outputs 540
- 8-13 Tristate (Three-State) Logic Outputs 545
- 8-14 High-Speed Bus Interface Logic 548
- 8-15 The ECL Digital IC Family 550
- 8-16 CMOS Transmission Gate (Bilateral Switch) 553
- 8-17 IC Interfacing 555
- 8-18 TTL Driving CMOS 556
- 8-19 CMOS Driving TTL 558
- 8-20 Analog Voltage Comparators 560
- 8-21 Troubleshooting 562

CHAPTER 9 MSI Logic Circuits

582

- 9-1 Decoders 583
- 9-2 BCD-to-7-Segment Decoder/Drivers 591
- 9-3 Liquid-Crystal Displays 593
- 9-4 Encoders 597
- 9-5 Troubleshooting 602
- 9-6 Multiplexers (Data Selectors) 604
- 9-7 Multiplexer Applications 610
- 9-8 Demultiplexers (Data Distributors) 615
- 9-9 More Troubleshooting 623
- 9-10 Magnitude Comparator 627
- 9-11 Code Converters 630
- 9-12 Data Busing 634
- 9-13 The 74ALS173/HC173 Tristate Register 635
- 9-14 Data Bus Operation 638

- 9-15 Decoders Using HDL 644
- 9-16 The HDL 7-Segment Decoder/Driver 648
- 9-17 Encoders Using HDL 651
- 9-18 HDL Multiplexers and Demultiplexers 654
- 9-19 HDL Magnitude Comparators 658
- 9-20 HDL Code Converters 659

CHAPTER 10 Digital System Projects Using HDL**682**

- 10-1 Small-Project Management 684
- 10-2 Stepper Motor Driver Project 685
- 10-3 Keypad Encoder Project 693
- 10-4 Digital Clock Project 699
- 10-5 Frequency Counter Project 716

CHAPTER 11 Interfacing with the Analog World**724**

- 11-1 Review of Digital Versus Analog 725
- 11-2 Digital-to-Analog Conversion 727
- 11-3 D/A-Converter Circuitry 736
- 11-4 DAC Specifications 741
- 11-5 An Integrated-Circuit DAC 743
- 11-6 DAC Applications 744
- 11-7 Troubleshooting DACs 745
- 11-8 Analog-to-Digital Conversion 746
- 11-9 Digital-Ramp ADC 748
- 11-10 Data Acquisition 752
- 11-11 Successive-Approximation ADC 756
- 11-12 Flash ADCs 762
- 11-13 Other A/D Conversion Methods 764
- 11-14 Digital Voltmeter 768
- 11-15 Sample-and-Hold Circuits 771
- 11-16 Multiplexing 772
- 11-17 Digital Storage Oscilloscope 774
- 11-18 Digital Signal Processing (DSP) 775

CHAPTER 12 Memory Devices**794**

- 12-1 Memory Terminology 797
- 12-2 General Memory Operation 800
- 12-3 CPU-Memory Connections 803
- 12-4 Read-Only Memories 805
- 12-5 ROM Architecture 807

12-6	ROM Timing	809
12-7	Types of ROMs	810
12-8	Flash Memory	819
12-9	ROM Applications	823
12-10	Semiconductor RAM	827
12-11	RAM Architecture	827
12-12	Static RAM (SRAM)	830
12-13	Dynamic RAM (DRAM)	835
12-14	Dynamic RAM Structure and Operation	836
12-15	DRAM Read/Write Cycles	841
12-16	DRAM Refreshing	843
12-17	DRAM Technology	846
12-18	Expanding Word Size and Capacity	848
12-19	Special Memory Functions	856
12-20	Troubleshooting RAM Systems	859
12-21	Testing ROM	867

CHAPTER 13 Programmable Logic Device Architectures

882

13-1	Digital Systems Family Tree	884
13-2	Fundamentals of PLD Circuitry	889
13-3	PLD Architectures	892
13-4	The GAL 16V8 (Generic Array Logic)	896
13-5	The Altera EPM7128S CPLD	900
13-6	The Altera FLEX10K Family	904

GLOSSARY 912

ANSWERS TO SELECTED PROBLEMS 925

INDEX OF ICs 943

INDEX 946