


5th Edition

# Fundamentals of Logic Design



Charles H. Roth, Jr.

# Contents

Preface xix

How to Use This Book for Self-Study xxiii

## **1** Introduction **1** Number Systems and Conversion 1

Objectives 1

Study Guide 2

**1.1** Digital Systems and Switching Circuits 6

**1.2** Number Systems and Conversion 8

**1.3** Binary Arithmetic 12

**1.4** Representation of Negative Numbers 15

Addition of 2's Complement Numbers 17

Addition of 1's Complement Numbers 18

**1.5** Binary Codes 20

Problems 23

## **2** Boolean Algebra 26

Objectives 26

Study Guide 27

**2.1** Introduction 33

2.2	Basic Operations	34
2.3	Boolean Expressions and Truth Tables	36
2.4	Basic Theorems	38
2.5	Commutative, Associative, and Distributive Laws	39
2.6	Simplification Theorems	41
2.7	Multiplying Out and Factoring	43
2.8	DeMorgan's Laws	45
	Problems	47
	Laws and Theorems of Boolean Algebra	52

### **3 Boolean Algebra (Continued) 53**

.....

	Objectives	53
	Study Guide	54
3.1	Multiplying Out and Factoring Expressions	58
3.2	Exclusive-OR and Equivalence Operations	60
3.3	The Consensus Theorem	62
3.4	Algebraic Simplification of Switching Expressions	64
3.5	Proving the Validity of an Equation	66
	Programmed Exercises	68
	Problems	74

### **4 Applications of Boolean Algebra Minterm and Maxterm Expansions 77**

.....

	Objectives	77
	Study Guide	78
4.1	Conversion of English Sentences to Boolean Equations	84
4.2	Combinational Logic Design Using a Truth Table	86
4.3	Minterm and Maxterm Expansions	87
4.4	General Minterm and Maxterm Expansions	90
4.5	Incompletely Specified Functions	93
4.6	Examples of Truth Table Construction	94
4.7	Design of Binary Adders and Subtractors	98
	Problems	101

## **5 Karnaugh Maps 109**

- .....
- Objectives 109
  - Study Guide 110
  - 5.1** Minimum Forms of Switching Functions 120
  - 5.2** Two- and Three-Variable Karnaugh Maps 121
  - 5.3** Four-Variable Karnaugh Maps 126
  - 5.4** Determination of Minimum Expressions  
Using Essential Prime Implicants 129
  - 5.5** Five-Variable Karnaugh Maps 134
  - 5.6** Other Uses of Karnaugh Maps 136
  - 5.7** Other Forms of Karnaugh Maps 138
  - Programmed Exercises 139
  - Problems 144

## **6 Quine-McCluskey Method 149**

- .....
- Objectives 149
  - Study Guide 150
  - 6.1** Determination of Prime Implicants 155
  - 6.2** The Prime Implicant Chart 158
  - 6.3** Petrick's Method 161
  - 6.4** Simplification of Incompletely Specified Functions 162
  - 6.5** Simplification Using Map-Entered Variables 163
  - 6.6** Conclusion 165
  - Programmed Exercise 166
  - Problems 170

## **7 Multi-Level Gate Circuits NAND and NOR Gates 173**

- .....
- Objectives 173
  - Study Guide 174
  - 7.1** Multi-Level Gate Circuits 179
  - 7.2** NAND and NOR Gates 183

- 7.3 Design of Two-Level Circuits Using NAND and NOR Gates 185
- 7.4 Design of Multi-Level NAND and NOR Gate Circuits 188
- 7.5 Circuit Conversion Using Alternative Gate Symbols 189
- 7.6 Design of Two-Level, Multiple-Output Circuits 192
  - Determination of Essential Prime Implicants for Multiple-Output Realization 194
- 7.7 Multiple-Output NAND and NOR Circuits 196
  - Problems 196

## **8 Combinational Circuit Design and Simulation Using Gates 201**

.....

- Objectives 201
- Study Guide 202
- 8.1 Review of Combinational Circuit Design 205
- 8.2 Design of Circuits with Limited Gate Fan-In 206
- 8.3 Gate Delays and Timing Diagrams 208
- 8.4 Hazards in Combinational Logic 210
- 8.5 Simulation and Testing of Logic Circuits 213
  - Problems 216
  - Design Problems 218

## **9 Multiplexers, Decoders, and Programmable Logic Devices 224**

.....

- Objectives 224
- Study Guide 225
- 9.1 Introduction 230
- 9.2 Multiplexers 230
- 9.3 Three-State Buffers 233
- 9.4 Decoders and Encoders 235
- 9.5 Read-Only Memories 238
- 9.6 Programmable Logic Devices 242
  - Programmable Logic Arrays 242
  - Programmable Array Logic 245
- 9.7 Complex Programmable Logic Devices 247

- 9.8 Field Programmable Gate Arrays 249
  - Decomposition of Switching Functions 250
  - Problems 253

## **10 Introduction to VHDL 257**

---

- Objectives 257
- Study Guide 258
- 10.1 VHDL Description of Combinational Circuits 262
- 10.2 VHDL Models for Multiplexers 265
- 10.3 VHDL Modules 267
  - Four-Bit Full Adder 269
- 10.4 Signals and Constants 272
- 10.5 Arrays 273
- 10.6 VHDL Operators 276
- 10.7 Packages and Libraries 277
- 10.8 IEEE Standard Logic 279
- 10.9 Compilation and Simulation of VHDL Code 282
  - Problems 283

## **11 Latches and Flip-Flops 290**

---

- Objectives 290
- Study Guide 291
- 11.1 Introduction 295
- 11.2 Set-Reset Latch 296
- 11.3 Gated D Latch 300
- 11.4 Edge-Triggered D Flip-Flop 301
- 11.5 S-R Flip-Flop 303
- 11.6 J-K Flip-Flop 305
- 11.7 T Flip-Flop 306
- 11.8 Flip-Flops with Additional Inputs 307
- 11.9 Summary 309
  - Problems 310
  - Programmed Exercise 316

## **12 Registers and Counters 319**

---

- Objectives 319
- Study Guide 320
- 12.1 Registers and Register Transfers 325**
  - Parallel Adder with Accumulator 327
- 12.2 Shift Registers 329**
- 12.3 Design of Binary Counters 333**
- 12.4 Counters for Other Sequences 338**
  - Counter Design Using D Flip-Flops 341
- 12.5 Counter Design Using S-R and J-K Flip-Flops 342**
- 12.6 Derivation of Flip-Flop Input Equations—Summary 345**
  - Problems 349

## **13 Analysis of Clocked Sequential Circuits 355**

---

- Objectives 355
- Study Guide 356
- 13.1 A Sequential Parity Checker 362**
- 13.2 Analysis by Signal Tracing and Timing Charts 364**
- 13.3 State Tables and Graphs 367**
  - Construction and Interpretation of Timing Charts 372
- 13.4 General Models for Sequential Circuits 374**
  - Programmed Exercise 378
  - Problems 382

## **14 Derivation of State Graphs and Tables 390**

---

- Objectives 390
- Study Guide 391
- 14.1 Design of a Sequence Detector 393**
- 14.2 More Complex Design Problems 398**
- 14.3 Guidelines for Construction of State Graphs 402**
- 14.4 Serial Data Code Conversion 407**

- 14.5** Alphanumeric State Graph Notation 410
  - Programmed Exercises 412
  - Problems 419

## **15** Reduction of State Tables State Assignment 425

---

- Objectives 425
- Study Guide 426
- 15.1** Elimination of Redundant States 433
- 15.2** Equivalent States 434
- 15.3** Determination of State Equivalence Using an Implication Table 437
- 15.4** Equivalent Sequential Circuits 440
- 15.5** Incompletely Specified State Tables 442
- 15.6** Derivation of Flip-Flop Input Equations 443
- 15.7** Equivalent State Assignments 446
- 15.8** Guidelines for State Assignment 449
- 15.9** Using a One-Hot State Assignment 453
  - Problems 455

## **16** Sequential Circuit Design 465

---

- Objectives 465
- Study Guide 466
- 16.1** Summary of Design Procedure for Sequential Circuits 468
- 16.2** Design Example—Code Converter 469
- 16.3** Design of Iterative Circuits 472
  - Design of a Comparators 473
- 16.4** Design of Sequential Circuits Using ROMs and PLAs 476
- 16.5** Sequential Circuit Design Using CPLDs 479
- 16.6** Sequential Circuit Design Using FPGAs 483
- 16.7** Simulation and Testing of Sequential Circuits 485
- 16.8** Overview of Computer-Aided Design 490
  - Design Problems 492
  - Additional Problems 498



## **17 VHDL for Sequential Logic 501**

---

- Objectives 501
- Study Guide 502
- 17.1** Modeling Flip-Flops Using VHDL Processes 506
- 17.2** Modeling Registers and Counters Using VHDL Processes 509
- 17.3** Modeling Combinational Logic Using VHDL Processes 514
- 17.4** Modeling a Sequential Machine 515
- 17.5** Synthesis of VHDL Code 522
- 17.6** More about Processes and Sequential Statements 525
  - Problems 527
  - Simulation Problems 533

## **18 Circuits for Arithmetic Operations 535**

---

- Objectives 535
- Study Guide 536
- 18.1** Serial Adder with Accumulator 538
- 18.2** Design of a Parallel Multiplier 542
- 18.3** Design of a Binary Divider 546
  - Programmed Exercises 551
  - Problems 555

## **19 State Machine Design with SM Charts 563**

---

- Objectives 563
- Study Guide 564
- 19.1** State Machine Charts 565
- 19.2** Derivation of SM Charts 569
- 19.3** Realization of SM Charts 575
  - Problems 579

## **20 VHDL for Digital System Design 583**

---

Objectives 583

Study Guide 584

**20.1** VHDL Code for a Serial Adder 587

**20.2** VHDL Code for a Binary Multiplier 588

**20.3** VHDL Code for a Binary Divider 599

**20.4** VHDL Code for a Dice Game Simulator 601

**20.5** Concluding Remarks 604

Problems 605

Lab Design Problems 608

## **A Appendices 610**

---

**A** MOS and CMOS Logic 610

**B** VHDL Language Summary 616

**C** Proofs of Theorems 621

**References 623**

**Answers to Selected Study Guide  
Questions and Problems 624**

**Index 681**