


Low-Power Electronics Design



EDITED BY **Christian Piguet**



CRC PRESS

Contents

I Technologies and Devices

- 1 **History of Low-Power Electronics**1-1
Christian Piguet
- 2 **Evolution of Deep Submicron Bulk and SOI Technologies**2-1
Marc Belleville and Olivier Faynot
- 3 **Leakage in CMOS Nanometric Technologies**3-1
Antoni Ferré and Joan Figueras
- 4 **Microelectronics, Nanoelectronics, and the Future of Electronics**4-1
Jing Wang and Mark Lundstrom
- 5 **Advanced Research in On-Chip Optical Interconnects**.....5-1
Ian O'Connor and Frédéric Gaffiot

II Low-Power Circuits

- 6 **Modeling for Designing in Deep Submicron Technologies**6-1
Daniel Auvergne, Philippe Maurine, and Nadine Azémard
- 7 **Logic Circuits and Standard Cells**.....7-1
Christian Piguet
- 8 **Low-Power Very Fast Dynamic Logic Circuits**.....8-1
Jiren Yuan
- 9 **Low-Power Arithmetic Operators**9-1
Arnaud Tisserand
- 10 **Circuits Techniques for Dynamic Power Reduction**.....10-1
Dimitrios Soudris
- 11 **VHDL for Low Power**11-1
Amara Amara and Philippe Royannez
- 12 **Clocking Multi-GHz Systems**.....12-1
Vojin G. Oklobdzija
- 13 **Circuit Techniques for Leakage Reduction**.....13-1
Kaushik Roy, Amit Agarwal, and Chris H. Kim

14	Low-Power and Low-Voltage Communication for SoCs	14-1
	<i>Christer Svensson</i>	
15	Adiabatic and Clock-Powered Circuits	15-1
	<i>Lars Svensson</i>	
16	Weak Inversion for Ultimate Low-Power Logic	16-1
	<i>Eric A. Vittoz</i>	
17	Robustness of Digital Circuits at Lower Voltages	17-1
	<i>Harry Veendrick</i>	

III Low-Power Processors and Memories

18	Techniques for Power and Process Variation Minimization	18-1
	<i>Lawrence T. Clark and Vivek De</i>	
19	Low-Power DSPs	19-1
	<i>Ingrid Verbauwhede</i>	
20	Energy-Efficient Reconfigurable Processors	20-1
	<i>Raphaël David, Sébastien Pillement, and Olivier Sentieys</i>	
21	Macgic, a Low-Power Reconfigurable DSP	21-1
	<i>Flavio Rampogna, Pierre-David Pfister, Claude Arm, Patrick Volet, Jean-Marc Masgonty, and Christian Piguet</i>	
22	Low-Power Asynchronous Processors	22-1
	<i>Kamel Slimani, Joao Fragoso, Mohammed Es Sahliene, Laurent Fesquet, and Marc Renaudin</i>	
23	Low-Power Baseband Processors for Communications	23-1
	<i>Dake Liu and Eric Tell</i>	
24	Stand-By Power Reduction for SRAM Memories	24-1
	<i>Stefan Cserveny, Jean-Marc Masgonty, and Christian Piguet</i>	
25	Low-Power Cache Design	25-1
	<i>Vasily G. Moshnyaga and Koji Inoue</i>	
26	Memory Organization for Low-Energy Embedded Systems	26-1
	<i>Alberto Macii</i>	

IV Low-Power Systems on Chips

27	Power Performance Trade-Offs in Design of SoCs	27-1
	<i>Victor Zyuban and Philip Strenski</i>	
28	Low-Power SoC with Power-Aware Operating Systems Generation	28-1
	<i>Sungjoo Yoo, Aimen Bouchhima, Wander Cesario, Ahmed A. Jerraya, and Lovic Gauthier</i>	

29	Low-Power Data Storage and Communication for SoC	29-1
	<i>Miguel Miranda, Erik Brockmeyer, Tycho van Meeuwen, Cedric Ghez, and Francky Casthoor</i>	
30	Networks on Chips: Energy-Efficient Design of SoC Interconnect	30-1
	<i>Luca Benini, Terry Tao Ye, and Giovanni De Micheli</i>	
31	Highly Integrated Ultra-Low Power RF Transceivers for Wireless Sensor Networks	31-1
	<i>Brian P. Otis, Yuen Hui Chee, Richard Lu, Nathan M. Pletcher, Jan M. Rabaey, and Simone Gambini</i>	
32	Power-Aware On-Demand Routing Protocols for Mobile Ad Hoc Networks	32-1
	<i>Morteza Maleki and Massoud Pedram</i>	
33	Modeling Computational, Sensing, and Actuation Surfaces	33-1
	<i>Phillip Stanley-Marbell, Diana Marculescu, Radu Marculescu, and Pradeep K. Khosla</i>	

V Embedded Software

34	Low-Power Software Techniques	34-1
	<i>Catherine H. Gebotys</i>	
35	Low-Power/Energy Compiler Optimizations	35-1
	<i>Ulrich Kremer</i>	
36	Design of Low-Power Processor Cores Using a Retargetable Tool Flow	36-1
	<i>Gert Goossens, Peter Dytrych, and Dirk Lanneer</i>	
37	Recent Advances in Low-Power Design and Functional Coverification Automation from the Earliest System-Level Design Stages	37-1
	<i>Thierry J.-F. Omnès, Youcef Bouchebaba, Chidamber Kulkarni, and Fabien Coelho</i>	

VI CAD Tools for Low Power

38	High-Level Power Estimation and Analysis	38-1
	<i>Wolfgang Nebel and Domenik Helms</i>	
39	Power Macro-Models for High-Level Power Estimation	39-1
	<i>Enrico Macii and Massimo Poncino</i>	
40	Synopsys Low-Power Design Flow	40-1
	<i>Renu Mehra and Barry Pangrle</i>	
41	Magma Low-Power Flow	41-1
	<i>Ed Huijbregts, Lars Kruse, and Eric Seelen</i>	
42	Sequence Design Flow for Power-Sensitive Design	42-1
	<i>Jerry Frenkil</i>	

VII Battery Cells, Sources of Energy, and Chip Cooling

43	Battery Lifetime Optimization for Energy-Aware Circuits	43-1
	<i>Davide Bertozzi and Luca Benini</i>	
44	Miniature Fuel Cells for Portable Applications	44-1
	<i>Didier Bloch</i>	
45	Human-Generated Power for Mobile Electronics	45-1
	<i>Thad E. Starner and Joseph A. Paradiso</i>	
46	Chip Cooling: Why – How	46-1
	<i>Yervant Zorian and Dimitris Gizopoulos</i>	
	Index	I-1