Logic Design of NanoICs

Svetlana N. Yanushkevich
Vlad P. Shmerko
and
Sergey Edward Lyshevski

CRC PRESS

Contents

Preface xv

Acknowledgments xxiii

1 Introduction 1
- 1.1 Progress from micro- to nanoelectronics . . . 2
- 1.2 Logic design in spatial dimensions . . . 3
- 1.3 Towards computer aided design of nanoICs . . . 6
  - 1.3.1 Contemporary CAD of ICs . . . 6
  - 1.3.2 CAD of nanoICs . . . 6
  - 1.3.3 Topology: 2-D vs. 3-D . . . 7
  - 1.3.4 Prototyping technologies . . . 8
- 1.4 Methodology . . . 9
  - 1.4.1 Data structures . . . 9
  - 1.4.2 Assembling in 3-D . . . 12
  - 1.4.3 Massive and parallel computation in nanodimensions . 13
  - 1.4.4 Fault tolerance computing . . . 15
  - 1.4.5 Analysis, characterization, and information measures . 16
- 1.5 Example: hypercube structure of hierarchical FPGA . . . 16
  - 1.5.1 FPGA based on multiinput multioutput switching . . 17
  - 1.5.2 Hierarchical FPGA as hypercube-like structure . . . 17
- 1.6 Summary . . . 18
- 1.7 Problems . . . 20
- 1.8 Further reading . . . 22
- 1.9 References . . . 23

2 Nanotechnologies 27
- 2.1 Nanotechnologies . . . 28
- 2.2 Nanoelectronic devices . . . 29
  - 2.2.1 Single-electronics . . . 29
  - 2.2.2 Rapid single flux quantum devices . . . 33
  - 2.2.3 Resonant-tunneling devices . . . 34
- 2.3 Digital nanoscale circuits: gates vs. arrays . . . 34
  - 2.3.1 Voltage-state logic: library of gates . . . 35
  - 2.3.2 Charge state logic . . . 37

2.3.3 Single-electron memory 38
2.3.4 Switches in single-electron logic 38
2.3.5 Interconnect problem in voltage-state devices 40
2.3.6 Neuron cell and cellular neural network design using SETs 40
2.3.7 Single-electron systolic arrays 41
2.3.8 Parallel computation in nanoscale circuits: bit-level vs. word-level models 43
2.4 Molecular electronics 43
2.4.1 CMOS-molecular electronics 43
2.4.2 Other structures: nanowires 44
2.4.3 Nanotechnology-enhanced microelectronics 45
2.5 Scaling and fabrication 45
2.5.1 Scaling limits of electronic devices 45
2.5.2 Operational limits of nanoelectronic devices 47
2.6 Summary 48
2.7 Problems 50
2.8 Further reading 51
2.9 References 57

3 Basics of Logic Design in Nanospace **65**
3.1 Graphs 66
3.1.1 Definitions 66
3.1.2 Directed graphs 67
3.1.3 Undirected graphs 67
3.1.4 Cartesian product graphs 67
3.1.5 Interconnection networks 68
3.1.6 Decision tree 69
3.1.7 Embedding of a guest graph in a host graph 70
3.1.8 Binary decision diagrams 71
3.2 Data structures for switching functions 73
3.3 Sum-of-products expressions 79
3.3.1 General form 80
3.3.2 Computing the coefficients 80
3.3.3 Restoration 81
3.3.4 Useful rules 82
3.3.5 Hypercubes 82
3.4 Shannon decision trees and diagrams 83
3.4.1 Formal synthesis 83
3.4.2 Structural properties 85
3.4.3 Decision tree reduction 86
3.5 Reed-Muller expressions 87
3.5.1 General form 87
3.5.2 Computing the coefficients 88
3.5.3 Flowgraphs 89

3.5.4 Restoration . . . 90
3.5.5 Useful rules . . . 91
3.5.6 Hypercube representation . . . 91
3.5.7 Polarity . . . 93
3.6 Decision trees and diagrams . . . 95
3.6.1 Formal design . . . 95
3.6.2 Structural properties . . . 97
3.6.3 Decision tree reduction . . . 97
3.7 Arithmetic expressions . . . 98
3.7.1 General form . . . 99
3.7.2 Computing the coefficients . . . 101
3.7.3 Flowgraphs . . . 101
3.7.4 Restoration . . . 103
3.7.5 Useful rules . . . 103
3.7.6 Hypercube representation . . . 104
3.7.7 Polarity . . . 104
3.8 Decision trees and diagrams . . . 106
3.8.1 Formal design . . . 106
3.8.2 Structural properties . . . 108
3.8.3 Decision tree reduction . . . 109
3.9 Summary . . . 110
3.10 Problems . . . 111
3.11 Further reading . . . 112
3.12 References . . . 114

4 Word-Level Data Structures 117
4.1 Word-level data structures . . . 117
4.1.1 Computing by word-level set of assignments . . . 118
4.1.2 Computing by word-level expressions . . . 118
4.2 Word-level arithmetic expressions . . . 120
4.2.1 General form . . . 121
4.2.2 Masking operator . . . 122
4.2.3 Computing the coefficients . . . 122
4.2.4 Restoration . . . 124
4.2.5 Useful properties . . . 125
4.2.6 Polarity . . . 126
4.2.7 Computing for a word-level set of assignments . . . 127
4.3 Word-level sum-of-products expressions . . . 129
4.3.1 General form . . . 129
4.3.2 Masking operator . . . 130
4.3.3 Computing the coefficients . . . 130
4.3.4 Restoration . . . 132
4.3.5 Computing for a word-level set of assignments . . . 133
4.3.6 Word-level Shannon decision trees and diagrams . . . 134
4.4 Word-level Reed-Muller expressions . . . 136

4.4.1 General form . . . 138
4.4.2 Masking operator . . . 139
4.4.3 Computing the coefficients . . . 139
4.4.4 Restoration . . . 140
4.4.5 Computing for a word-level set of assignments . . . 141
4.4.6 Word-level Davio decision trees and diagrams . . . 143
4.5 Summary . . . 144
4.6 Problems . . . 146
4.7 Further reading . . . 147
4.8 References . . . 148

5 Nanospace and Hypercube-Like Data Structures 151
5.1 Spatial structures . . . 152
5.1.1 Requirement for representation in spatial dimensions . 152
5.1.2 Topologies . . . 153
5.2 Hypercube data structure . . . 154
5.2.1 Hypercube definition and characteristics . . . 155
5.2.2 Gray code . . . 156
5.2.3 Hamming distance . . . 158
5.2.4 Embedding in a hypercube . . . 158
5.3 Assembling of hypercubes . . . 160
5.3.1 Topological representation of products . . . 160
5.3.2 Assembling hypercubes for switching functions . . . 162
5.3.3 Assembling hypercubes for state assignments of finite state machines . . . 163
5.4 $\mathcal{N}$-hypercube definition . . . 166
5.4.1 Extension of a hypercube . . . 166
5.4.2 Structural components . . . 167
5.5 Degree of freedom and rotation . . . 167
5.6 Coordinate description . . . 169
5.7 $\mathcal{N}$-hypercube design for $n > 3$ dimensions . . . 171
5.8 Embedding a binary decision tree in $\mathcal{N}$-hypercube . . . 173
5.9 Assembling . . . 176
5.10 Spatial topological measurements . . . 179
5.11 Summary . . . 181
5.12 Problems . . . 182
5.13 Further reading . . . 184
5.14 References . . . 184

6 Nanodimensional Multilevel Circuits 187
6.1 Graph-based models in logic design of multilevel networks . . 188
6.1.1 DAG-based representation of multilevel circuits . . . 188
6.1.2 Decision diagram based representation of circuits . . . 188
6.1.3 $\mathcal{N}$-hypercube model of multilevel circuits . . . 188
6.2 Library of $\mathcal{N}$-hypercubes for elementary logic functions . . . 189

6.2.1 Structure of the library . . . 189
6.2.2 Metrics of $\mathcal{N}$-hypercube . . . 189
6.2.3 Signal flowgraphs on an $\mathcal{N}$-hypercube . . . 191
6.2.4 Manipulation of $\mathcal{N}$-hypercube . . . 193
6.2.5 Library-based design paradigm . . . 193
6.2.6 Useful denotation . . . 194
6.3 Hybrid design paradigm: $\mathcal{N}$-hypercube and DAG . . . 196
6.3.1 Embedding a DAG in $\mathcal{N}$-hypercube . . . 196
6.3.2 Levelization and cascading . . . 196
6.4 Manipulation of $\mathcal{N}$-hypercubes . . . 197
6.5 Numerical evaluation of 3-D structures . . . 200
6.5.1 Experiment on evaluating the $\mathcal{N}$-hypercube . . . 200
6.5.2 Experiment on evaluating the hybrid $\mathcal{N}$-hypercube . . 202
6.6 Summary . . . 203
6.7 Further reading . . . 209
6.8 References . . . 209

7 Linear Word-Level Models of Multilevel Circuits 211
7.1 Linear expressions . . . 211
7.1.1 General algebraic structure . . . 212
7.1.2 Linearization . . . 213
7.2 Linear arithmetic expressions . . . 215
7.2.1 Grouping . . . 215
7.2.2 Computing of the coefficients in the linear expression . 217
7.2.3 Weight assignment . . . 217
7.2.4 Masking . . . 219
7.3 Linear arithmetic expressions of elementary functions . . . 220
7.3.1 Functions of two and three variables . . . 220
7.3.2 AND, OR, and EXOR functions of $\boldsymbol{n}$ variables . . . 221
7.3.3 "Garbage" functions . . . 223
7.4 Linear decision diagrams . . . 224
7.5 Representation of a circuit level by linear expression . . . 226
7.6 Linear decision diagrams for circuit representation . . . 229
7.6.1 The basic statement . . . 229
7.6.2 Examples . . . 229
7.7 Technique for manipulating the coefficients . . . 231
7.7.1 The structure of coefficients . . . 231
7.7.2 Encoding . . . 233
7.7.3 W-trees . . . 235
7.8 Linear word-level sum-of-products expressions . . . 236
7.8.1 Definition . . . 236
7.8.2 Grouping, weight assignment, and masking . . . 237
7.8.3 Linear expressions of elementary functions . . . 238
7.8.4 Linear decision diagrams . . . 239
7.8.5 Technique of computation . . . 240

7.9 Linear word-level Reed-Muller expressions 244
7.9.1 Definition 244
7.9.2 Grouping, weight assignment, and masking 245
7.9.3 Linear Reed-Muller expressions of primitives 246
7.9.4 Linear decision diagrams 246
7.10 Summary 247
7.11 Problems 249
7.12 Further reading 252
7.13 References 254

8 Event-Driven Analysis of Hypercube-Like Topology 255
8.1 Formal definition of change in a binary system 256
8.1.1 Detection of change 256
8.1.2 Symmetric properties of Boolean difference 262
8.2 Computing Boolean differences 263
8.2.1 Boolean difference and $\mathcal{N}$-hypercube 263
8.2.2 Boolean difference, Davio tree, and $\mathcal{N}$-hypercube . . . 263
8.3 Models of logic networks in terms of change 265
8.3.1 Event-driven analysis of switching function properties: dependence, sensitivity, and fault detection 265
8.3.2 Useful rules 270
8.3.3 Probabilistic model 273
8.4 Matrix models of change 274
8.4.1 Boolean difference with respect to a variable in matrix form 275
8.4.2 Boolean difference with respect to a vector of variables in matrix form 276
8.5 Models of directed changes in algebraic form 278
8.5.1 Model for direct change 278
8.5.2 Model for inverse change 279
8.6 Local computation via partial Boolean difference 283
8.7 Generating Reed-Muller expressions by logic Taylor series . . 283
8.8 Arithmetic analogs of Boolean differences and logic Taylor expansion 287
8.8.1 Arithmetic analog of Boolean difference 287
8.8.2 Arithmetic analog of logic Taylor expansion 288
8.9 Summary 289
8.10 Problems 291
8.11 Further reading 295
8.12 References 297

9 Nanodimensional Multivalued Circuits 301
9.1 Introduction to multivalued logic 302
9.1.1 Operations of multivalued logic 302
9.1.2 Multivalued algebras 307

9.1.3 Data structures . . . 308
9.2 Spectral technique . . . 310
9.2.1 Terminology . . . 310
9.2.2 Generalized Reed-Muller transform . . . 311
9.2.3 Generalized arithmetic transform . . . 313
9.2.4 Relation of spectral representations to data structures, behavior models, and massive parallel computing . . 316
9.3 Multivalued decision trees and decision diagrams . . . 319
9.3.1 Operations in *GF(m)* . . . 319
9.3.2 Shannon trees for ternary functions . . . 320
9.3.3 Shannon and Davio trees for quaternary functions . . 321
9.3.4 Embedding decision tree in hypercube-like structure . 321
9.4 Concept of change in multivalued circuits . . . 322
9.4.1 Formal definition of change for multivalued functions . 322
9.4.2 Computing logic difference . . . 327
9.5 Generation of Reed-Muller expressions . . . 330
9.5.1 Logic Taylor expansion of a multivalued function . . . 330
9.5.2 Computing Reed-Muller expressions . . . 331
9.5.3 Computing Reed-Muller expressions in matrix form . . 331
9.5.4 $\mathcal{N}$-hypercube representation . . . 332
9.6 Linear word-level expressions of multivalued functions . . . 334
9.6.1 Approach to linearization . . . 335
9.6.2 Algorithm for linearization of multivalued functions . . 335
9.6.3 Manipulation of the linear model . . . 338
9.6.4 Library of linear models of multivalued gates . . . 339
9.6.5 Representation of a multilevel, multivalued circuit . . 340
9.6.6 Linear decision diagrams . . . 342
9.6.7 Remarks on computing details . . . 343
9.7 Linear nonarithmetic word-level representation of multivalued functions . . . 343
9.7.1 Linear word-level for MAX expressions . . . 343
9.7.2 Network representation by linear models . . . 344
9.8 Summary . . . 346
9.9 Problems . . . 347
9.10 Further reading . . . 350
9.11 References . . . 354

10 Parallel Computation in Nanospace **359**
10.1 Data structures and massive parallel computing . . . 360
10.2 Arrays . . . 361
10.2.1 Cellular arrays . . . 361
10.2.2 Systolic arrays . . . 362
10.2.3 Tree-structured networks . . . 363
10.3 Linear systolic arrays for computing logic functions . . . 363
10.3.1 Design technique . . . 363

10.3.2 Formal model of computation in a linear array 364
10.3.3 Parallel-pipelined computing 365
10.4 Computing Reed-Muller expressions 366
10.4.1 Factorization of transform matrix 366
10.4.2 Design based on logic Taylor expansion 367
10.5 Computing Boolean differences 370
10.6 Computing arithmetic expressions 371
10.7 Computing Walsh expressions 372
10.8 Tree-based network for manipulating a switching function . . 373
10.9 Hypercube arrays 374
10.10 Summary 376
10.11 Problems 377
10.12 Further reading 379
10.13 References 382

11 Fault-Tolerant Computation **385**
11.1 Definitions 386
11.2 Probabilistic behavior of nanodevices 386
11.2.1 Noise 386
11.2.2 Nanogates 387
11.2.3 Noise models 388
11.2.4 Fault-tolerant computing 391
11.3 Neural networks 392
11.3.1 Threshold networks 393
11.3.2 Stochastic feedforward neural networks 393
11.3.3 Multivalued feedforward networks 393
11.4 Stochastic computing 394
11.4.1 The model of a gate for input random pulse streams . 394
11.4.2 Data structure 396
11.4.3 Primary statistics 397
11.4.4 Stochastic encoding 398
11.5 Von Neumann's model on reliable computation with unreliable components 399
11.5.1 Architecture 400
11.5.2 Formalization 400
11.6 Faulty hypercube-like computing structures 401
11.6.1 Definitions 401
11.6.2 Fault-tolerance technique 403
11.7 Summary 404
11.8 Further reading 404
11.9 References 408

12 Information Measures in Nanodimensions **411**
12.1 Information-theoretical measures at various levels of design in nanodimensions 411

12.1.1 Static characteristics 412
12.1.2 Dynamic characteristics 412
12.1.3 Combination of static and dynamic characteristics . . 413
12.1.4 measures on data structures 413
12.2 Information-theoretical measures in logic design 414
12.2.1 Information-theoretical standpoint 415
12.2.2 Quantity of information 416
12.2.3 Conditional entropy and relative information 416
12.2.4 Entropy of a variable and a function 418
12.2.5 Mutual information 420
12.2.6 Joint entropy 421
12.3 Information measures of elementary switching functions . . . 421
12.4 Information-theoretical measures in decision trees 426
12.4.1 Decision trees 427
12.4.2 Information-theoretical notation of switching function expansion 428
12.4.3 Optimization of variable ordering in a decision tree . . 431
12.5 Information measures in the $\mathcal{N}$-hypercube 432
12.6 Information-theoretical measures in multivalued functions . . 434
12.6.1 Information notation of S expansion 434
12.6.2 Information notations of pD and nD expansion 435
12.6.3 Information criterion for decision tree design 436
12.7 Summary 440
12.8 Problems 441
12.9 Further reading 445
12.10 References 449

Index **453**