



Pearson International Edition

# Contemporary Logic Design

Second Edition

Randy H. Katz  
Gaetano Borriello

PEARSON  
Education

# Contents

Preface xi

<b>Chapter 1</b>	<b>Introduction</b>	<b>1</b>
	<b>1.1 Dissecting the Title</b>	<b>2</b>
	1.1.1 Design	2
	1.1.2 Logic Design	4
	1.1.3 Contemporary Logic Design	6
	<b>1.2 A Brief History of Logic Design</b>	<b>8</b>
	<b>1.3 Computation</b>	<b>9</b>
	1.3.1 Switches, Relays, and Circuits	10
	1.3.2 Transistors	12
	1.3.3 Digital Representations	13
	1.3.4 Encoding	14
	<b>1.4 Examples</b>	<b>15</b>
	<b>Chapter Review</b>	<b>25</b>
	<b>Further Reading</b>	<b>27</b>
	<b>Exercises</b>	<b>28</b>
<b>Chapter 2</b>	<b>Combinational Logic</b>	<b>33</b>
	<b>2.1 Outputs as a Function of Inputs</b>	<b>34</b>
	2.1.1 Combinational Logic Defined	34
	2.1.2 Examples of Combinational Logic	34
	<b>2.2 Laws and Theorems of Boolean Logic</b>	<b>37</b>
	2.2.1 Axioms of Boolean Algebra	39
	2.2.2 Theorems of Boolean Algebra	42
	2.2.3 Duality and DeMorgan's Law	45
	<b>2.3 Realizing Boolean Formulas</b>	<b>46</b>
	2.3.1 Logic Gates	46
	2.3.2 Logic Blocks and Hierarchy	49
	2.3.3 Time Behavior and Waveforms	50
	2.3.4 Minimizing the Number of Gates and Wires	52
	2.3.5 Case Study: 7-Segment Decoder	54

- 2.4 Two-Level Logic 56**
  - 2.4.1 Canonical Forms 56
  - 2.4.2 Incompletely Specified Functions 63
- 2.5 Motivation for Two-Level Simplification 65**
  - 2.5.1 Graphing Boolean Expressions 66
  - 2.5.2 Boolean Cubes 67
  - 2.5.3 Karnaugh Maps 69
- 2.6 Multilevel Logic 76**
- Chapter Review 80**
- Further Reading 80**
- Exercises 81**

## **Chapter 3 Working with Combinational Logic 87**

- 3.1 Two-Level Simplification 87**
  - 3.1.1 Formalizing the Process of Boolean Minimization 93
  - 3.1.2 K-Maps Revisited: Five- and Six-Variable Functions 96
- 3.2 Automating Two-Level Simplification 97**
  - 3.2.1 Quine-McCluskey Method 98
  - 3.2.2 *Espresso* Method 102
  - 3.2.3 Realizing S-o-P and P-o-S Logic Networks 105
- 3.3 Multilevel Logic Networks 108**
- 3.4 Time Response in Combinational Networks 111**
  - 3.4.1 Gate Delays 112
  - 3.4.2 Timing Waveforms 112
  - 3.4.3 Analysis of a Pulse-Shaper Circuit 113
- 3.5 Hardware Description Languages 114**
  - 3.5.1 Describing Structure 116
  - 3.5.2 Describing Behavior 117
  - 3.5.3 Delay 119
  - 3.5.4 Event-Driven Simulation 119
- Chapter Review 121**
- Further Reading 122**
- Exercises 122**

## **Chapter 4 Combinational Logic Technologies 129**

- 4.1 History 130**
  - 4.1.1 From Switches to Integrated Circuits 130
  - 4.1.2 Packaged Logic, Configurability, and Programmable Logic 132
  - 4.1.3 Technology Metrics 136

- 4.2 Basic Logic Components 138**
  - 4.2.1 Fixed Logic 138
  - 4.2.2 Look-Up Tables 142
  - 4.2.3 Template-Based Logic 153
- 4.3 Two-Level and Multilevel Logic 170**
- 4.4 Non-Gate Logic 179**
  - 4.4.1 Tri-State Outputs 180
  - 4.4.2 Open-Collector Outputs and Wired Logic 184
- Chapter Review 186**
- Further Reading 187**
- Exercises 187**

## **Chapter 5 Case Studies in Combinational Logic Design 195**

- 5.1 Design Procedure 196**
- 5.2 A Simple Process Line-Control Problem 198**
- 5.3 Telephone Keypad Decoder 201**
- 5.4 Leap Year Calculation 205**
- 5.5 Adder Design 208**
  - 5.5.1 Half Adder/Full Adder 208
  - 5.5.2 Carry-Lookahead Circuits 210
  - 5.5.3 Carry-Select Adder 214
  - 5.5.4 BCD Adder Design 215
- 5.6 Arithmetic Logic Unit Design 217**
  - 5.6.1 A Sample ALU 217
- Chapter Review 219**
- Further Reading 220**
- Exercises 220**

## **Chapter 6 Sequential Logic Design 225**

- 6.1 Sequential Logic Elements 226**
  - 6.1.1 Simple Circuits with Feedback 226
  - 6.1.2 Basic Latches 231
  - 6.1.3 Clocks 233
  - 6.1.4 Combining Latches 234
  - 6.1.5 Master-Slave Latches and Edge-Triggered Flip-Flops 236
  - 6.1.6 Timing Definitions 239

<b>6.2 Timing Methodologies</b>	<b>244</b>
6.2.1 Cascaded Flip-Flops and Setup/Hold/ Propagation	245
6.2.2 Clock Skew	247
6.2.3 Asynchronous Inputs	248
6.2.4 Metastability and Synchronizer Failure	250
6.2.5 Self-Timed and Speed-Independent Circuits	251
<b>6.3 Registers</b>	<b>255</b>
6.3.1 Storage Registers	255
6.3.2 Shift Registers	257
<b>6.4 Hardware Description Languages</b>	<b>260</b>
<b>Chapter Review</b>	<b>264</b>
<b>Further Reading</b>	<b>266</b>
<b>Exercises</b>	<b>266</b>

## Chapter 7 Finite State Machines 273

<b>7.1 Counters</b>	<b>274</b>
7.1.1 Counter Design Procedure	276
7.1.2 Counters with More Complex Sequencing	278
7.1.3 Self-Starting Counters	280
7.1.4 Counter Reset	282
7.1.5 Counter Variations	282
<b>7.2 The Concept of the State Machine</b>	<b>287</b>
7.2.1 Odd or Even Parity Checker	287
7.2.2 Timing in State Machines	290
<b>7.3 Basic FSM Design Approach</b>	<b>293</b>
7.3.1 Finite State Machine Design Procedure	293
7.3.2 Moore and Mealy Machines	298
7.3.3 State Diagram Representation	299
7.3.4 Comparison of the Two Machine Types	300
<b>7.4 Motivation for Optimization</b>	<b>305</b>
7.4.1 Two State Diagrams, Same I/O Behavior	306
7.4.2 Advantages of Minimum States	306
7.4.3 State, Input, and Output Encoding	307
7.4.4 Factoring State Machines	308
7.4.5 A Traffic-Light Controller	308

**Chapter Review 312**

**Further Reading 313**

**Exercises 314**

## **Chapter 8 Working with Finite State Machines 321**

**8.1 State Minimization/Reduction 321**

8.1.1 Row-Matching Method 322

8.1.2 Implication Chart Method 325

8.1.3 Equivalent States in the Presence  
of Don't Cares 331

8.1.4 When State Minimization  
Doesn't Help 332

**8.2 State Assignment 333**

8.2.1 Sequential Encoding 335

8.2.2 Random Encoding 336

8.2.3 One-Hot Encoding 337

8.2.4 Output-Oriented Encoding 338

8.2.5 Heuristic Methods 340

**8.3 Hardware Description Languages 346**

**Chapter Review 351**

**Further Reading 351**

**Exercises 352**

## **Chapter 9 Sequential Logic Technologies 359**

**9.1 Basic Sequential Logic Components 360**

**9.2 FSM Design with Counters 364**

**9.3 FSM Design with Programmable Logic 367**

9.3.1 Mapping a State Machine into a ROM  
Implementation 367

9.3.2 ROM Versus PLA-Based Design 368

9.3.3 Alternative PAL Architectures 373

**9.4 FSM Design with More Sophisticated  
Programmable Logic Devices 379**

**9.5 Case Study: Traffic-Light Controller 387**

9.5.1 Problem Decomposition: Traffic-Light State  
Machine 387

9.5.2 PLA/PAL/ROM-Based Implementation 390

9.5.3 Counter-Based Implementation 391

**Chapter Review 392**

**Further Reading 393**

**Exercises 393**

<b>Chapter 10</b>	<b>Case Studies in Sequential Logic Design</b>	<b>396</b>
10.1	A Finite String Recognizer	396
10.2	A Complex Counter	404
10.3	A Digital Combination Lock	407
10.4	A Serial Line Transmitter/Receiver	411
	Chapter Review	423
	Further Reading	423
	Exercises	424
	Epilogue	430
	Index	432