


# Hardware Design Verification

Simulation and Formal Method-Based Approaches



William K. Lam

Prentice Hall Modern Semiconductor Design Series

---

# Contents

Preface .....	xvii
Acknowledgments .....	xxiii
About the Author .....	xxv
<b>Chapter 1 An Invitation to Design Verification .....</b>	<b>1</b>
1.1 What Is Design Verification? .....	2
1.2 The Basic Verification Principle .....	4
1.3 Verification Methodology .....	8
1.3.1 Simulation-Based Verification .....	8
1.3.2 Formal Method-Based Verification .....	12
1.4 Simulation-Based Verification versus Formal Verification .....	15
1.5 Limitations of Formal Verification .....	17
1.6 A Quick Overview of Verilog Scheduling and Execution Semantics .....	17
1.6.1 Concurrent Processes .....	17
1.6.2 Nondeterminism .....	19
1.6.3 Scheduling Semantics .....	22
1.7 Summary .....	23
<b>Chapter 2 Coding for Verification .....</b>	<b>25</b>
2.1 Functional Correctness .....	27
2.1.1 Syntactical Checks .....	27
2.1.2 Structural Checks .....	36
2.2 Timing Correctness .....	39
2.2.1 Race Problem .....	39
2.2.2 Clock Gating .....	41
2.2.3 Time Zero and Zero Time Glitches .....	42
2.2.4 Domain-Crossing Glitches .....	43



3.4.6	Cosimulation with Encapsulated Models .....	125
3.5	Incremental Compilation .....	126
3.6	Summary .....	129
3.7	Problems.....	130
<b>Chapter 4</b>	<b>Test Bench Organization and Design.....</b>	<b>137</b>
4.1	Anatomy of a Test Bench and a Test Environment .....	137
4.2	Initialization Mechanism.....	142
4.2.1	RTL Initialization.....	143
4.2.2	PLI Initialization .....	145
4.2.3	Initialization at Time Zero.....	147
4.3	Clock Generation and Synchronization .....	148
4.3.1	Explicit and Toggle Methods.....	148
4.3.2	Absolute Transition Delay.....	149
4.3.3	Time Zero Clock Transition.....	150
4.3.4	Time Unit and Resolution.....	150
4.3.5	Clock Multiplier and Divider .....	151
4.3.6	Clock Independence and Jitter .....	152
4.3.7	Clock Synchronization and Delta Delay.....	153
4.3.8	Clock Generator Organization .....	154
4.4	Stimulus Generation .....	155
4.4.1	Asynchronous Stimuli Application .....	159
4.4.2	Instruction Code or Programmed Stimuli .....	161
4.5	Response Assessment .....	162
4.5.1	Design State Dumping .....	162
4.5.2	Golden Response.....	167
4.5.3	Checking Temporal Specifications .....	178
4.6	Verification Utility .....	183
4.6.1	Error Injector .....	184
4.6.2	Error Warning and Alert Mechanism .....	185
4.6.3	Memory Loading and Dumping Mechanism .....	186
4.6.4	Sparse Memory and Content Addressable Memory (CAM) .....	190
4.6.5	Assertion Routines .....	194
4.7	Test Bench-to-Design Interface.....	195
4.8	Common Practical Techniques and Methodologies.....	196
4.8.1	Verification Environment Configuration .....	196
4.8.2	Bus Functional Model.....	199
4.9	Summary .....	204
4.10	Problems.....	204







9.4	Symbolic CTL Model Checking .....	513
9.4.1	Fix-point Computation .....	513
9.4.2	CTL Checking with Fairness Constraints .....	520
9.5	Computational Improvements .....	524
9.5.1	Early Quantification .....	525
9.5.2	Generalized Cofactor .....	527
9.6	Using Model-Checking Tools .....	529
9.7	Summary .....	531
9.8	Problems .....	531
	Bibliography .....	539
	Index .....	561