

LOGICALLY DETERMINED DESIGN

*Clockless System Design with NULL
Convention Logic™*

KARL M. FANT

CONTENTS

Preface	xv
Acknowledgments	xvi
1. Trusting Logic	1
1.1 Mathematicianless Enlivenment of Logic Expression	1
1.2 Emulating the Mathematician	2
1.3 Supplementing the Expressivity of Boolean Logic	2
1.3.1 The Expressional Insufficiency of Boolean Logic	2
1.3.2 Supplementing the Logical Expression	3
1.3.3 Coordinating Combinational Expressions	3
1.3.4 The Complexity Burden of the Time Interval	4
1.3.5 Forms of Supplementation Other Than the Time Interval	4
1.3.6 The Complexity Burden of Asynchronous Design	5
1.3.7 The Cost of Supplementation	5
1.4 Defining a Sufficiently Expressive Logic	5
1.4.1 Logically Expressing Data Presentation Boundaries	6
1.4.2 Logically Recognizing Data Presentation Boundaries	6
1.4.3 Logically Coordinating the Flow of Data	8
1.4.4 Mathematicianless Completeness of Expression	9
1.5 The Logically Determined System	9
1.6 Trusting the Logic: A Methodology of Logical Confidence	10
1.7 Summary	10
1.8 Exercises	11
2. A Sufficiently Expressive Logic	13
2.1 Searching for a New Logic	13
2.1.1 Expressing Discrete Data Presentation Boundaries	13
2.1.2 Logically Recognizing Discrete Data Presentation Boundaries	13
2.1.3 The Universality of the NULL Function	14
2.1.4 Bounding the Behavior of a Combinational Expression	14
2.1.5 Relationship of 4NCL to Boolean Logic	16
	vii

2.2	Deriving a 3 Value Logic	16
2.2.1	Expressing 3NCL State-holding Behavior	17
2.2.2	3NCL Summary	18
2.3	Deriving a 2 Value Logic	18
2.3.1	The Data Differentiation Convention	19
2.3.2	2NCL as a Threshold Logic	20
2.3.3	2NCL in Relation to Boolean Logic	21
2.3.4	Subvariable Expressivity	22
2.3.5	Completeness at the Variable Level	22
2.3.6	The 2NCL Orphan Path	22
2.3.7	2NCL Summary	26
2.4	Compromising Logical Completeness	27
2.4.1	Moving Logically Determined Completeness Boundaries Farther Apart	27
2.4.2	No Logically Determined Boundaries in Data Path	28
2.4.3	No Logically Determined Boundaries at All	29
2.5	Summary	30
3.	The Structure of Logically Determined Systems	31
3.1	The Cycle	31
3.1.1	The Ring Oscillator	31
3.1.2	Oscillator Composition with Shared Completeness Path	32
3.1.3	Cycles and 2NCL Data Paths	34
3.1.4	Data Path Abstraction	35
3.1.5	Composition in Terms of Cycles	35
3.1.6	Composition in Terms of Registration Stages	36
3.2	Basic Pipeline Structures	36
3.2.1	Pipeline Fan-out	36
3.2.2	Pipeline Fan-in	37
3.2.3	The Pipeline Ring	37
3.2.4	Cycle Structure Example	38
3.3	Control Variables and Wavefront Steering	39
3.3.1	Steering Control Variables	39
3.3.2	Fan-out Wavefront Steering	39
3.3.3	Fan-in Wavefront Steering	44
3.3.4	Wavefront Steering Philosophy	47
3.3.5	Concurrent Pipelined Function Paths	50
3.4	The Logically Determined System	50
3.4.1	Managing Wavefront Interaction	51
3.4.2	A Simple Example System	51
3.5	Initialization	55
3.5.1	Initializing the System	55
3.5.2	Initializing Data Wavefronts	56

3.6 Testing	57
3.7 Summary	58
3.8 Exercises	58
4. 2NCL Combinational Expression	59
4.1 Function Classification	59
4.1.1 Threshold Function Classification	60
4.1.2 Boolean Function Classification	62
4.1.3 Linear Separability and Unateness	62
4.2 The Library of 2NCL Operators	65
4.3 2NCL Combinational Expression	65
4.3.1 The Two Roles of Boolean Equations	66
4.3.2 Combinational Synthesis	67
4.4 Example 1: Binary Plus Trinary to Quaternary Adder	68
4.5 Example 2: Logic Unit	69
4.6 Example 3: Minterm Construction	73
4.7 Example 4: A Binary Clipper	76
4.7.1 The Clipper Control Function	76
4.7.2 The Danger of Minimizing the Boolean Output Equations	78
4.7.3 The Clipper Data Function	81
4.8 Example 5: A Code Detector	82
4.9 Completeness Sufficiency	82
4.10 Greater Combinational Composition	85
4.10.1 Composition of Combinational Expressions	86
4.10.2 The 2NCL Ripple Carry Adder	86
4.11 Directly Mapping Boolean Combinational Expressions	87
4.11.1 Mapping 2 Variable Boolean Functions	87
4.11.2 The Boolean NPN Classes and 2NCL Expressions	89
4.11.3 Mapping NPN Classes for Three-variable Boolean Functions	91
4.12 Summary	92
4.13 Exercises	93
5. Cycle Granularity	95
5.1 Partitioning Combinational Expressions	96
5.1.1 Pipeline Partitioning the Combinational Expression	96
5.1.2 Variable Partitioning the Combinational Expression	98
5.2 Partitioning the Data Path	99
5.3 Two-dimensional Pipelining: Orthogonal Pipelining Across a Data Path	100

5.4	2D Wavefront Behavior	103
5.4.1	Orthogonal Pipelining Direction	104
5.4.2	Wavefront Conflicts	104
5.4.3	Managing Wavefront Flow	105
5.4.4	Wavefront Slope Buffering	106
5.4.5	Function Structuring	107
5.5	2D Pipelined Operations	107
5.5.1	2D Pipelined Data Path Operations	107
5.5.2	2D Pipelined Control Operations	109
5.6	Summary	112
5.7	Exercises	112
6.	Memory Elements	113
6.1	The Ring Register	113
6.2	Complex Function Registers	116
6.2.1	A Program Counter Register	116
6.2.2	A Counter Register	117
6.3	The Consume/Produce Register Structure	118
6.3.1	The Read Cycle	120
6.3.2	The Write Cycle	120
6.4	The Register File	122
6.4.1	A Concurrent Access Register File	123
6.4.2	2D Pipelined Register File	125
6.5	Delay Pipeline Memory	125
6.6	Delay Tower	125
6.7	FIFO Tower	126
6.8	Stack Tower	126
6.9	Wrapper for Standard Memory Modules	127
6.9.1	The Write Operation	127
6.9.2	The Read Operation	128
6.9.3	The Binary Conversions	128
6.9.4	2D Pipelined Memories	128
6.10	Exercises	129
7.	State Machines	131
7.1	Basic State Machine Structure	131
7.1.1	State Sequencer	132
7.1.2	Monkey Get Banana	132
7.1.3	Code Detector	133
7.1.4	Stack Controller	137
7.2	Exercises	139

8. Busses and Networks	141
8.1 The Bus	141
8.1.1 The Serial Bus Structure	141
8.1.2 The Crossbar	141
8.2 A Fan-out Steering Tree	147
8.3 Fan-in Steering Trees Do Not Work	148
8.4 Arbitrated Steering Structures	149
8.4.1 The MUTEX	149
8.4.2 The Arbiter	150
8.4.3 An Arbitrated 2 to 1 Fan-in	151
8.4.4 Arbiter Simulation	152
8.4.5 Arbiter Timing Issues	156
8.5 Concurrent Crossbar Network	157
8.5.1 The Arbitrated Crossbar Cell	157
8.5.2 2D Pipelining Arbitrated Control Variables	159
8.6 Exercises	159
 9. Multi-value Numeric Design	 161
9.1 Numeric Representation	161
9.1.1 Resource Cost of Transmission	161
9.1.2 Energy Cost of Transmission	162
9.1.3 Combined Transmission Costs	162
9.1.4 Resource Cost of Combination	163
9.1.5 Energy Cost of Combination	163
9.1.6 Combined Cost for Numeric Combination	164
9.1.7 Summary of Multi-path Numeric Representation	165
9.2 A Quaternary ALU	166
9.3 A Binary ALU	170
9.4 Comparison	172
9.5 Summary	174
9.6 Exercises	174
 10. The Shadow Model of Pipeline Behavior	 175
10.1 Pipeline Structure	175
10.1.1 The Cycle Path and the Cycle Period	175
10.1.2 The Wavefront Path: Forward Latency	176
10.1.3 The Bubble Path: Reverse Latency	176
10.2 The Pipeline Simulation Model	176
10.3 Delays Affecting Throughput	178

10.4	The Shadow Model	179
10.4.1	Shadowed Equal Delays	183
10.4.2	Unshadowed Delays	183
10.4.3	Shadow Intersection	184
10.4.4	A More Complex Example	187
10.5	The Value of the Shadow Model	187
10.5.1	The Consistently Slow Cycle	188
10.5.2	The Occasional Slow Cycle	188
10.6	Exercises	189
11.	Pipeline Buffering	191
11.1	Enhancing Throughput	191
11.1.1	Buffer Structuring for Throughput	194
11.1.2	Correlated Variable Cycle Behavior	195
11.1.3	Summary of Throughput Buffering	196
11.2	Buffering for Constant Rate Throughput	196
11.2.1	The Buffering Behavior	197
11.2.2	The Competition	200
11.2.3	The Battle of Intersecting Shadows	201
11.2.4	The Standoff	201
11.2.5	Summary of Buffering for Constant Rate Throughput	202
11.3	Summary of Buffering	203
11.4	Exercises	204
12.	Ring Behavior	205
12.1	The Pipeline Ring	205
12.2	Wavefront-limited Ring Behavior	207
12.2.1	Bubble-limited Ring Behavior	208
12.2.2	Delay-limited Ring Behavior	208
12.2.3	Perfectly Balanced Ring Behavior	210
12.3	The Cycle-to-Wavefront Ratio	213
12.4	Ring Signal Behavior	214
13.	Interacting Pipeline Structures	221
13.1	Preliminaries	222
13.2	Example 1: The Basics of a Two-pipeline Structure	223
13.2.1	Basics of Flow	223
13.2.2	Increasing the Throughput	229
13.2.3	Summary of Example 1	232

13.3 Example 2: A Wavefront Delay Structure	233
13.3.1 Analysis of Delay Structure	234
13.3.2 Summary of Example 2	238
13.4 Example 3: Reducing the Period of the Slowest Cycle	238
13.4.1 Finer Grained Pipelining	239
13.4.2 Optimizing the Logic	241
13.5 Exercises	244
14. Complex Pipeline Structures	245
14.1 Linear Feedback Shift Register Example	245
14.2 Grafting Pipelines	246
14.2.1 Step 1	247
14.2.2 Step 2	249
14.2.3 Step 3	251
14.2.4 Step 4	253
14.2.5 Step 5	254
14.2.6 Step 6	257
14.2.7 Step 7	258
14.2.8 Step 8	260
14.2.9 Step 9	261
14.2.10 Summary of Results	263
14.3 The LFSR with a Slow Cycle	264
14.4 Summary	270
14.5 Exercises	270
Appendix A: Logically Determined Wavefront Flow	271
A.1 Synchronization	271
A.2 Wavefronts and Bubbles	271
A.3 Wavefront Propagation	272
A.4 Extended Simulation of Wavefront Flow	273
A.5 Wavefront and Bubble Behavior in a System	276
Appendix B: Playing with 2NCL	279
B.1 The SR Flip-flop Implementations	279
B.2 Initialization	280
B.3 Auto-produce and Auto-consume	282
Appendix C: Pipeline Simulation	283
References	285
Index	289